

## TPS61177A WLED Driver for Notebooks With PWM Interface and Mixed Dimming Mode

### 1 Features

- 2.5-V to 24-V Input Voltage Range
- 39-V Maximum Output Voltage
- Integrated 1.8-A, 40-V MOSFET
- 450-kHz to 1.2-MHz Programmable Switching Frequency
- Adaptive Boost Output to WLED Voltages
- 100-Hz to 25-kHz Wide Input PWM Dimming Frequency Range
- 1% Minimum Dimming Duty Cycle
- Small External Components
- Integrated Loop Compensation
- Six Current Sinks of 30 mA Maximum
- 1% (Typical) Current Matching
- Input PWM Glitch Filter
- PWM Brightness Interface Control
- Three Optional Dimming Methods, including Direct PWM Dimming, Analog Dimming, and Analog and PWM Mixed Dimming
- Built-in WLED Open Protection
- Thermal Shutdown

### 2 Applications

- Notebook and Tablet LCD Display Backlights
- Patient Monitors
- Medical Displays
- HMI
- Test and Measurement Equipment

### 3 Description

The TPS61177A device provides a highly integrated white LED (WLED) driver solution for notebook LCD backlight. This device has a built-in high-efficiency boost regulator with integrated 1.8-A, 40-V power MOSFET. The six current sink regulators provide high precision current regulation and matching. In total, the device can support up to 72 WLEDs. In addition, the boost output automatically adjusts its voltage to the WLED forward voltage to optimize efficiency.


The TPS61177A supports the analog dimming, analog and PWM dimming, and direct PWM dimming method. During analog dimming mode, each CS current linearly varies depending on the duty cycle information on the PWMB pin. During analog and PWM mixed dimming mode, the input PWM duty cycle information is translated to an analog signal to control the WLED current linearly over 25% to 100% brightness area. The device also allows adding PWM dimming when the analog current is down to 25%. Below 25%, the analog signal translates to PWM duty cycle information to control the on or off of WLED current and averages the WLED current down to 1%. The frequency of adding PWM dimming is same to input PWM frequency on the PWMB pin. While the TPS61177A also supports a direct PWM dimming method, in direct PWM dimming mode the WLED current is turned on or off, synchronized with the input PWM signal.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61177A	VQFN (20)	3.50 mm x 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application – Analog and PWM Mixed Mode



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>16</b>
<b>2 Applications</b> .....	<b>1</b>	7.5 Programming.....	<b>18</b>
<b>3 Description</b> .....	<b>1</b>	7.6 Register Maps .....	<b>18</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>8 Application and Implementation</b> .....	<b>27</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information.....	<b>27</b>
<b>6 Specifications</b> .....	<b>4</b>	8.2 Typical Application .....	<b>28</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>30</b>
6.2 ESD Ratings.....	<b>4</b>	<b>10 Layout</b> .....	<b>31</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	10.1 Layout Guidelines .....	<b>31</b>
6.4 Thermal Information .....	<b>4</b>	10.2 Layout Example .....	<b>31</b>
6.5 Electrical Characteristics.....	<b>5</b>	<b>11 Device and Documentation Support</b> .....	<b>32</b>
6.6 I <sup>2</sup> C Timing Requirements.....	<b>7</b>	11.1 Device Support.....	<b>32</b>
6.7 Typical Characteristics .....	<b>8</b>	11.2 Community Resources.....	<b>32</b>
<b>7 Detailed Description</b> .....	<b>12</b>	11.3 Trademarks .....	<b>32</b>
7.1 Overview .....	<b>12</b>	11.4 Electrostatic Discharge Caution.....	<b>32</b>
7.2 Functional Block Diagram .....	<b>12</b>	11.5 Glossary .....	<b>32</b>
7.3 Feature Description.....	<b>12</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>32</b>

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision A (March 2016) to Revision B</b>	<b>Page</b>
• Changed layout example picture to show Vout connected to pin 14 of the device, not pin 13.....	<b>31</b>

<b>Changes from Original (March 2015) to Revision A</b>	<b>Page</b>
• Added several items to "Applications" on page 1 .....	<b>1</b>

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NUMBER		
AGND	5, 9	—	Signal ground of the device.
CS1, CS2, CS3, CS4, CS5, CS6	6, 7, 8, 10, 11, 12	I	Current sink regulation inputs. They are connected to the cathode of WLEDs. The PWM loop regulates the lowest $V_{CS}$ to 500 mV. Each channel is limited to 30-mA current. Connect any unused CS pin to AGND or leave it open.
ENB	19	I	Enable pin
LXB	16, 17	I	Drain connection of the internal PWM switch MOSFET and external Schottky diode.
REF	4	O	The reference pin for internal error amplifier. Connect a 470-nF ceramic capacitor to REF.
PGND	15	—	Power ground of the IC. Internally, it connects to the source of the PWM switch. Tie the ground of power stage components to this ground.
PWMB	20	I	Dimming control logic input. The dimming frequency range is from 100 Hz to 25 kHz.
SCL	2	I	Clock input for I <sup>2</sup> C interface
SDA	1	I/O	Data input for I <sup>2</sup> C interface
VCC	3	I	Internal pre-regulator and supply rail for the internal logic. Do not connect any capacitor to VCC pin.
VINB	18	I	Power supply to the IC
VLED	14	I	The voltage detect pin for $V_{OUT}$ .

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	V <sub>INB</sub>	−0.3	26.4	V
	LXB, VLED, CS1, CS2, CS3, CS4, CS5, CS6	−0.3	40	
	ENB, PWMB	−0.3	30	
	SDA, SCL, VCC	−0.3	3.6	
Continuous power dissipation		See <a href="#">Thermal Information</a>		°C
Operating junction temperature		−40	150	
Storage temperature, T <sub>stg</sub>		−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.5	24	V
V <sub>OUT</sub>	Output voltage	V <sub>IN</sub> + 2	39	
F <sub>PWM_I</sub>	PWM input signal frequency	0.1	25	kHz
D <sub>MIN_I</sub>	PWM input signal minimum duty cycle	1%		
F <sub>BOOST</sub>	Boost regulator switching frequency	450	1200	kHz
T <sub>A</sub>	Operating free-air temperature	−40	85	°C
T <sub>J</sub>	Operating junction temperature	−40	125	

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS61177A	UNIT
		RGR (VQFN)	
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	34.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	46.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	12.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

V<sub>INB</sub> = 12 V, PWMB/ENB = logic high, CS current = 20 mA, CS voltage = 500 mV, T<sub>A</sub> = –40°C to +85°C, typical values are at T<sub>A</sub> = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
V <sub>INB</sub>	Input voltage range		2.5		24	V
I <sub>q_VINB</sub>	Operating quiescent current into V <sub>IN</sub>	Device enable, no switching and no load, V <sub>INB</sub> = 12 V			3.5	mA
I <sub>SD</sub>	Shutdown current	V <sub>INB</sub> = 12 V, EN = low			10	μA
		V <sub>INB</sub> = 24 V, EN = low			15	
V <sub>INB_UVLO</sub>	V <sub>INB</sub> undervoltage lockout threshold, voltage ramp up	UVLO = 000	2.1	2.25	2.4	V
		UVLO = 001	2.4	2.55	2.7	
		UVLO = 010	2.8	3	3.2	
		UVLO = 011	3.3	3.5	3.7	
		Other case	3.8	4	4.2	
V <sub>IN_Hys</sub>	V <sub>IN</sub> undervoltage lockout hysteresis			200		mV
<b>BOOST OUTPUT REGULATION</b>						
V <sub>CS</sub>	CS voltage regulation			500	600	mV
R <sub>DS(ON)</sub>	Switch FET on-resistance	V <sub>IN</sub> = 12 V		0.20	0.35	Ω
		V <sub>IN</sub> = 3.3 V		0.30	0.40	
I <sub>LIM</sub>	Switching MOSFET current limit	D = D <sub>max</sub>	1.8	2.2	2.6	A
I <sub>LEAK_LX</sub>	Switch FET leakage current	V <sub>SW</sub> = 40 V			5	μA
F <sub>LX</sub>	Switching frequency	FREQ = 00	0.36	0.45	0.54	MHz
		FREQ = 01	0.48	0.6	0.72	
		FREQ = 10	0.64	0.8	0.96	
		FREQ = 11	0.96	1.2	1.44	
D <sub>MAX</sub>	Maximum duty cycle	F <sub>LX</sub> = 0.8 MHz	90%	95%		
T <sub>F</sub>	Slew rate of switching FET ON	SR = 00		4.6		V/ns
		SR = 01		3.5		
		SR = 10		2.5		
		SR = 11		1.3		
<b>CS CURRENT REGULATION</b>						
I <sub>CS</sub>	CSn current (See Figure 23)	I <sub>CS</sub> = 0000		15		mA
		I <sub>CS</sub> = 0001		16		
		...		...		
		I <sub>CS</sub> = 1111		30		
I <sub>CSA</sub>	CSn current accuracy (I <sub>CSn</sub> – 20 mA × D <sub>PWM_I</sub> )/20 mA × D <sub>PWM_I</sub>	I <sub>CS</sub> = 20 mA, MODE = 00 and 01 D <sub>PWM_I</sub> = 100%, T <sub>A</sub> = 25°C	–3%		3%	
		I <sub>CS</sub> = 20 mA, MODE = 01 D <sub>PWM_I</sub> = 255/1023, T <sub>A</sub> = 25°C	–3%		3%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 255/1023, T <sub>A</sub> = 25°C	–3%		3%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 51/1023, T <sub>A</sub> = 25°C	–5%		5%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 10/1023, T <sub>A</sub> = 25°C	–8%		8%	

**Electrical Characteristics (continued)**

VINB = 12 V, PWMB/ENB = logic high, CS current = 20 mA, CS voltage = 500 mV, T<sub>A</sub> = –40°C to +85°C, typical values are at T<sub>A</sub> = 25°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>CSM</sub>	Current matching (I <sub>CSn</sub> – I <sub>AVG</sub> )/I <sub>AVG</sub>	I <sub>CS</sub> = 20 mA, MODE = 00 and 01, D <sub>PWM_I</sub> = 100%, T <sub>A</sub> = 25°C	–2%		2%	
		I <sub>CS</sub> = 20 mA, MODE = 01, D <sub>PWM_I</sub> = 255/1023, T <sub>A</sub> = 25°C	–2%		2%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 255/1023, T <sub>A</sub> = 25°C	–2%		2%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 51/1023, T <sub>A</sub> = 25°C	–5%		–5%	
		I <sub>CS</sub> = 20 mA, MODE = 10, D <sub>PWM_I</sub> = 10/1023, T <sub>A</sub> = 25°C	–5%		5%	
DC dimming resolution steps	MODE = 01 and 10, F <sub>PWM_I</sub> = 0.1 to 5 kHz		1024			
	MODE = 01 and 10, F <sub>PWM_I</sub> = 5 to 10 kHz		512			
	MODE = 01 and 10, F <sub>PWM_I</sub> = 10 to 25 kHz		256			
Brightness response time	D <sub>PWM_I</sub> 10% to 90% MODE = mixed and DC, F <sub>PWM_I</sub> = 25 kHz		400		μs	
	D <sub>PWM_I</sub> 10% to 90% MODE = mixed and DC, F <sub>PWM_I</sub> = 100 Hz		10.4		ms	
I <sub>CSLK</sub>	CSn leakage current	V <sub>CS</sub> = 40 V		5	μA	
I <sub>CSIR</sub>	CSn current inrush		10%			
t <sub>MP</sub>	Minimum dimming pulse	MODE = 00	400		ns	
t <sub>DEG</sub>	Deglintch pulse width		125		ns	
<b>CONTROL AND PROTECTION</b>						
V <sub>H</sub>	ENB logic high threshold	VINB = 2.7 V and 3.3 V	1.8		V	
V <sub>L</sub>	ENB logic low threshold	VINB = 2.7 V and 3.3 V		0.5		
V <sub>H</sub>	PWMB logic high threshold	VINB = 2.7 V and 3.3 V	1.8			
V <sub>L</sub>	PWMB logic low threshold	VINB = 2.7 V and 3.3 V		0.5		
R <sub>PD</sub>	Pulldown resistor on ENB	ENB = 3.3 V	300	600	1200	kΩ
	Pulldown resistor on PWMB	PWMB = 3.3 V	300	600	1200	
V <sub>OVP</sub>	Output overvoltage threshold		39	39.5	40	V
T <sub>shutdown</sub>	Thermal shutdown threshold			150		°C
	Thermal shutdown hysteresis			15		
F <sub>SAMPLE</sub>	Input sampling oscillator frequency		22	25	29	MHz



## 6.6 I<sup>2</sup>C Timing Requirements

			MIN	NOM	MAX	UNIT
ADDR	Configuration parameters slave address	Write		58h		
		Read		59h		
V <sub>IL</sub>	Low level input voltage	Supply = 2.5 V, V <sub>IN</sub> falling, standard and fast modes			0.75	V
V <sub>IH</sub>	High level input voltage	Supply = 2.5 V, V <sub>IN</sub> rising, standard and fast modes	1.75			V
V <sub>HYS</sub>	Hysteresis	Supply = 2.5 V, applicable to fast mode only	125			mV
V <sub>OL</sub>	Low level output voltage	Sinking 3 mA			500	mV
C <sub>I</sub>	Input capacitance				10	pF
f <sub>SCL</sub>	Clock frequency	Standard mode			100	kHz
		Fast mode			400	
t <sub>LOW</sub>	Clock low period	Standard mode	4.7			μs
		Fast mode	1.3			
t <sub>HIGH</sub>	Clock high period	Standard mode	4			μs
		Fast mode	0.6			
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	Standard mode	4.7			μs
		Fast mode	1.3			
t <sub>hd:STA</sub>	Hold time for a repeated START condition	Standard mode	4			μs
		Fast mode	0.6			
t <sub>su:STA</sub>	Set-up time for a repeated START condition	Standard mode	4			μs
		Fast mode	0.6			
t <sub>su:DAT</sub>	Data set-up time	Standard mode	250			ns
		Fast mode	100			
t <sub>hd:DAT</sub>	Data hold time	Standard mode	0.05		3.45	μs
		Fast mode	0.05		0.9	
t <sub>RCL1</sub>	Rise time of SCL after a repeated START condition and after an ACK bit	Standard mode	20+0.1CB		1000	ns
		Fast mode	20+0.1CB		1000	
t <sub>RCL</sub>	Rise time of SCL	Standard mode	20+0.1CB		1000	ns
		Fast mode	20+0.1CB		300	
t <sub>FCL</sub>	Fall time of SCL	Standard mode	20+0.1CB		300	ns
		Fast mode	20+0.1CB		300	
t <sub>RDA</sub>	Rise time of SDA	Standard mode	20+0.1CB		1000	ns
		Fast mode	20+0.1CB		300	
t <sub>FDA</sub>	Fall time of SDA	Standard mode	20+0.1CB		300	ns
		Fast mode	20+0.1CB		300	
t <sub>su:STO</sub>	Set-up time for STOP condition	Standard mode	4			μs
		Fast mode	0.6			
C <sub>B</sub>	Capacitive load on SDA and SCL	Standard mode			400	pF
		Fast mode			400	
N <sub>WRITE</sub>	Number of write cycles		1000			
t <sub>WRITE</sub>	Write time				100	ms
	Data retention	Storage temperature = 150°C	100,000			hrs

## 6.7 Typical Characteristics

Table 1. Table of Graphs

TITLE	DESCRIPTION	FIGURE
Efficiency vs PWM Duty in PWM Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $I_{CS} = 20\text{ mA}$ , $L = 10\text{ }\mu\text{H}$	Figure 1
Efficiency vs PWM Duty in PWM Mode	$V_{IN} = 3\text{ V}$ , $12\text{ V}$ , $21\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $L = 10\text{ }\mu\text{H}$	Figure 2
Efficiency vs PWM duty in Mixed Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $I_{CS} = 20\text{ mA}$ , $L = 10\text{ }\mu\text{H}$	Figure 3
Efficiency vs PWM duty in Mixed Mode	$V_{IN} = 3\text{ V}$ , $12\text{ V}$ , $21\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $L = 10\text{ }\mu\text{H}$	Figure 4
Efficiency vs PWM duty in Analog Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $I_{CS} = 20\text{ mA}$ , $L = 10\text{ }\mu\text{H}$	Figure 5
Efficiency vs PWM duty in Analog Mode	$V_{IN} = 3\text{ V}$ , $12\text{ V}$ , $21\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , $8\text{S6P}$ , $10\text{S6P}$ , $L = 10\text{ }\mu\text{H}$	Figure 6
Dimming Linearity in PWM Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ and $20\text{ kHz}$ , $L = 10\text{ }\mu\text{H}$	Figure 7
Dimming Linearity in Mixed Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ and $20\text{ kHz}$ , $L = 10\text{ }\mu\text{H}$	Figure 8
Dimming linearity in Analog Mode	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ and $20\text{ kHz}$ , $L = 10\text{ }\mu\text{H}$	Figure 9
Switch Waveform	$V_{IN} = 3\text{ V}$ , $V_{OUT} = 6\text{S6P}$ , Duty = 100%, $L = 10\text{ }\mu\text{H}$	Figure 10
Switch Waveform	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , Duty = 100%, $L = 10\text{ }\mu\text{H}$	Figure 11
Mixed-Mode Dimming Ripple	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ , Duty = 50%, $L = 10\text{ }\mu\text{H}$	Figure 12
Mixed-Mode Dimming Ripple	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ , Duty = 12.5%, $L = 10\text{ }\mu\text{H}$	Figure 13
Mixed-Mode Dimming Ripple	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 20\text{ kHz}$ , Duty = 12.5%, $L = 10\text{ }\mu\text{H}$	Figure 14
PWM-Mode Dimming Ripple	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 200\text{ Hz}$ , Duty = 50%, $L = 10\text{ }\mu\text{H}$	Figure 15
PWM-Mode Dimming Ripple	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 10\text{S6P}$ , $F_{DIM} = 20\text{ kHz}$ , Duty = 50%, $L = 10\text{ }\mu\text{H}$	Figure 16








Figure 3. Efficiency vs PWM Duty in Mixed Mode




Figure 4. Efficiency vs PWM Duty in Mixed Mode




Figure 5. Efficiency vs PWM Duty in Analog Mode




Figure 6. Efficiency vs PWM Duty in Analog Mode




Figure 7. Dimming Linearity in PWM Mode




Figure 8. Dimming Linearity in Mixed Mode




Figure 9. Dimming Linearity in Analog Mode




Figure 10. Switch Waveform






Figure 11. Switch Waveform




$F_{DIM} = 200 \text{ Hz}$  Duty = 50%

Figure 12. Mixed-Mode PWM Dimming



$F_{DIM} = 200 \text{ Hz}$  Duty = 12.5%

Figure 13. Mixed-Mode PWM Dimming



$F_{DIM} = 20 \text{ kHz}$  Duty = 12.5%

Figure 14. Mixed-Mode PWM Dimming




Figure 15. PWM Mode Dimming




Figure 16. PWM Mode Dimming


## 7 Detailed Description

### 7.1 Overview

The TPS61177A is a high-efficiency, high output voltage white-LED (WLED) driver for notebook panel backlighting applications. Due to the large number of white LEDs required to provide backlighting for medium-to-large display panels, the LEDs must be arranged in parallel strings of several LEDs in series. Therefore, the backlight driver for battery-powered systems is almost always a boost regulator with multiple current-sink regulators. Having more WLEDs in series reduces the number of parallel strings, thus improving overall current matching. However, the efficiency of the boost regulator declines due to the need for high output voltage. Also, there must be enough white LEDs in series to ensure the output voltage stays above the input voltage range.

The TPS61177A device has integrated all of the key function blocks to power and control up to 72 WLEDs. The device includes a 1.8-A, 40-V boost regulator, six 30-mA current sink regulators, and a protection circuit for overcurrent, overvoltage, open LED, short LED, and overtemperature failures. The TPS61177A integrates mixed mode dimming methods with the PWM interface to reduce the output ripple voltage and audible noise. Optional direct PWM and pure analog dimming modes are user selectable through the I<sup>2</sup>C programming.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Supply Voltage

The TPS61177A device has a built-in linear regulator to supply the device analog and logic circuit. The VCC pin is recommended to be open without any capacitance load. VCC does not have high current sourcing capability for external use and typically is regulated at 3.3 V.

## Feature Description (continued)

### 7.3.2 Boost Regulator

The fixed-frequency PWM boost converter uses current-mode control and has integrated loop compensation. The internal compensation ensures stable output over the full input and output voltage ranges assuming the recommended inductance and output capacitance values shown in [Figure 36](#). The output voltage of the boost regulator is automatically set by the device to minimize voltage drop across the CS pins. The device regulates the lowest CS pin to 500 mV at 20-mA current and consistently adjusts the boost output voltage to account for any changes in LED forward voltages. If the input voltage is higher than the sum of the WLED forward voltage drops (at low duty cycles), the boost converter is not able to regulate the output due to its minimum duty cycle limitation. In this case, increase the number of WLEDs in series or include series ballast resistors in order to provide enough headroom for the converter to boost the output voltage. Since the TPS61177A integrates a 1.8-A, 40-V power MOSFET, the boost converter can provide up to a 39-V output voltage.

### 7.3.3 Programmable Switch Frequency and Slew Rate

Both switching frequency and slew rate of TPS61177A can be programmable by a E<sup>2</sup>PROM register value which is pre-set before device power up. The switching frequency has four options adjustable to 450 kHz, 600 kHz, 800 kHz, or 1200 kHz. The slew rate of switching FET from off to on also has four selections: 1.3 V/ns, 2.5 V/ns, 3.5 V/ns to 4.6 V/ns.

See [FREQ \(A3h\)](#) and [SR \(A4h\)](#) for E<sup>2</sup>PROM address and data table of boost switching frequency programming and boost switching slew rate selection.

The adjustable switching frequency feature provides the user with the flexibility of choosing either a faster switching frequency by using an inductor with smaller inductance and footprint or a slower switching frequency to get potentially higher efficiency due to lower switching losses. In addition, the selectable slew rate for switching gives flexibility to trade off between switching loss and electronic-magnetic interference (EMI) effects to the application system.

### 7.3.4 LED Current Sinks

The six current sink regulators embedded in the TPS61177A can be collectively configured to provide up to a maximum of 30 mA each. These six specialized current sinks are accurate to within  $\pm 3\%$  max for currents at 20 mA, with a string-to-string difference of  $\pm 2\%$ .

Each CS channel current must be programmed to the highest WLED current expected; each CS channel current is programmable from 15 mA to 30 mA by an E<sup>2</sup>PROM register through the I<sup>2</sup>C interface. See [CS \(A1h\)](#) for the E<sup>2</sup>PROM register table of CS current programming.


### 7.3.5 Enable and Start-Up Timing

The internal regulator which provides VCC wakes up as soon as ENB is applied. VCC does not come to full regulation until VINB voltage is above UVLO. Before boost convert start-up, the TPS61177A checks the status of all current feedback channels and shuts down any unused feedback channels. It is recommended to short the unused channels to ground for faster start-up.

After the device is enabled, if the PWM pin is left floating or grounded, the output voltage of the TPS61177A regulates to the minimum output voltage. Once the device detects a voltage on the PWM pin, the TPS61177A begins to regulate the CS pin current, as a pre-set per the E<sup>2</sup>PROM register data, according to the duty cycle of the signal on the PWMB pin. The boost converter output voltage rises to the appropriate level to accommodate the sum of the white LED string with the highest forward voltage drops plus the headroom of the current sink at that current.

Pulling the ENB pin low shuts down the device, resulting in consumption of less than 10  $\mu$ A in shutdown mode.

The TPS61177A also integrates power-up sequence control for start-up. There is no specified power or control signal sequence requirement for VINB, ENB, and PWMB. [Figure 17](#) provides the detail timing diagram for TPS61177A start-up and shutdown.

**Feature Description (continued)**


**Figure 17. Start-up and Shutdown Timing Diagram**

The PWMB decoder delay time period is determined by different dimming mode, input duty cycle, and frequency on the PWMB pin. In PWM mode, the decoder delay time is zero. Once the rising edge is detected on the PWMB pin, the output voltage starts ramping up immediately. While in mixed dimming mode or analog dimming mode, the decoder delay time is equal to twice input PWM signal cycle time and 400  $\mu$ s minimally. If PWM signal input keeps at high level after first rising edge, the decoder delay is about 20 ms.

[Figure 18](#) provides the detail timing diagram for TPS61177A start-up and shutdown when one of CS channel is open. The VLED voltage always ramps up to the overvoltage protection threshold which is 39.5 V typically, if one of CS pin is floating. The device then detects the zero current string, and removes it from the feedback loop.

## Feature Description (continued)




Figure 18. Start-Up and Shutdown Timing Diagram (Mixed Mode and DC Mode)

### 7.3.6 Input Undervoltage Protection (UVLO)

The TPS61177A will not start up until the VINB voltage is higher than the UVLO threshold which is preset by E<sup>2</sup>PROM register data. During normal operation, if the VINB drops below UVLO with 200-mV hysteresis, the TPS61177A immediately shuts down. See [UVLO \(A2h\)](#) for E<sup>2</sup>PROM address and data table of UVLO threshold.

### 7.3.7 Overvoltage Protection (OVP)

The TPS61177A integrates output OVP which is fixed at 39.5 V typically. Once the VLED pin detects the voltage higher than 39.5 V, the boost switching regulator stops switching until the voltage of VLED pin drop below 39.5 V with 500-mV hysteresis.

### 7.3.8 Current-Sink Open Protection

If one of the device WLED strings is open, the device automatically detects and disables that string. The open WLED string is detected by sensing no current in the corresponding CS pin. As a result, the TPS61177A deactivates the open current sink and removes it from the voltage feedback loop. Subsequently, the output voltage drops and is regulated to the minimum voltage required for the connected WLED strings. The CS currents of the connected WLED strings remain in regulation.

The device turns off if it detects that all of the WLED strings are open. If an open string is reconnected again, a power-on reset (POR) or ENB pin toggling is required to reactivate a previously deactivated string.

### 7.3.9 Overcurrent Protection

The TPS61177A has a pulse-by-pulse overcurrent limit of 1.8 A (minimum). The PWM switch turns off when the inductor current reaches this current threshold. The PWM switch remains off until the beginning of the next switching cycle. This protects the device and external components during an overload condition. When there is a sustained overcurrent condition more than 2 ms, the device shuts down and requires a POR or EN pin toggling to restart. The overcurrent shutdown protection can be disabled by E<sup>2</sup>PROM register through I<sup>2</sup>C interface. See [ILIM \(A5h\)](#) for E<sup>2</sup>PROM register table of ILIM shutdown protection programming.

## Feature Description (continued)

### 7.3.10 Thermal Protection

When the junction temperature of the TPS61177A is over 150°C, the thermal protection circuit is triggered and shuts down the device immediately. The device automatically restarts when the junction temperature is back to less than 150°C with about 15°C hysteresis.

## 7.4 Device Functional Modes


### 7.4.1 Mode Selection

The mixed-mode dimming method, analog dimming method, or direct PWM dimming method can be selected through the E<sup>2</sup>PROM register. See [MODE \(A0h\)](#) for E<sup>2</sup>PROM register table of dimming mode programming.

### 7.4.2 Analog and PWM Mixed Dimming Mode

In analog and PWM mixed mode, the TPS61177A features both analog dimming and PWM digital dimming. Analog dimming can provide potentially a lower power requirement for the same WLED brightness output because of a low voltage drop across each WLED when the current is low. Digital PWM dimming provides less WLED color distortion since the WLED current is held at 25% of full scale when the WLED is on.

The brightness control signal on the PWM pin is translated to a 10-bit digital signal and sent to control the six current regulators. Each current regulator outputs is DC, and PWM (25% < D<sub>PWM</sub> < 100%) modulates the amplitude of the currents from 25% to 100% of preset full-scale current. For D<sub>PWM</sub> < 25%, each CS turns on/off at translated duty cycle and same frequency to the input PWM, and in the WLED on duty current is regulated at 25% of full scale. Mixed-mode dimming provides the benefits of both the analog and PWM dimming. For 25% < D<sub>PWM</sub> < 100%, analog dimming benefits the low power requirement and increases the power to brightness transform efficiency. At light load conditions, D<sub>PWM</sub> < 25%, the PWM dimming provides both high accuracy brightness and low color distortion. [Figure 19](#) provides the detailed timing diagram of the analog and PWM mixed dimming mode.



**Figure 19. Analog and PWM Mixed-Mode Dimming Diagram**

### 7.4.3 Analog Dimming Mode

In analog dimming mode, TPS61177A features pure analog dimming all over the brightness range of full-scale LED current. Analog dimming can provide potentially low power requirement for same WLED brightness output because of low voltage drop across each WLED when the current is low. In addition, the brightness control signal on the PWMB pin is translated to an up to 10-bits digital signal and sent to control the six current regulators. Each current regulator output DC modulates the amplitude of the currents from 1% to 100% of preset full-scale current. [Figure 20](#) provides the detailed timing diagram of the analog dimming mode.



Device Functional Modes (continued)




Figure 20. Analog-Mode Dimming Diagram

7.4.4 Direct PWM Dimming

In direct PWM mode, all current feedback channels are turned on and off and are synchronized with the input PWM signal. Figure 21 provides the detailed timing diagram of the direct PWM dimming mode.




Figure 21. Direct PWM-Mode Dimming Diagram

## 7.5 Programming

### 7.5.1 Configuration Parameters

Table 2 shows the memory map of the configuration parameters.

**Table 2. Configuration Memory Map**

REGISTER ADDRESS	REGISTER NAME	FACTORY DEFAULT	DESCRIPTION
A0h	MODE	01h	Sets brightness dimming mode
A1h	CS	05h	Sets the current sinks full scale current
A2h	UVLO	03h	Sets the input voltage UVLO threshold
A3h	FREQ	01h	Sets the boost switching frequency
A4h	SR	00h	Sets the boost switching slew rate
A5h	ILIM	00h	Enables/disables the shutdown protection for current limit
FFh	Control	00h	Controls whether read and write operations access RAM or E <sup>2</sup> PROM registers.

## 7.6 Register Maps

### 7.6.1 MODE (A0h)

The **MODE** register can be written to and read from.

**Figure 22. MODE Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED						MODE	
R/W-0						R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3. MODE Register Bit Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.
1:0	MODE	R/W	1	These bits configure the current sink dimming method for brightness control. 00 = Direct PWM dimming mode 01 = Analog and PWM mixed dimming mode 10 = Analog dimming mode

### 7.6.2 CS (A1h)

The **CS** register can be written to and read from.

**Figure 23. CS Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED				CS			
R/W-0				R/W-5			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 4. CS Register Bit Descriptions**

Bit	Field	Type	Reset	Description
7:4	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.

**Table 4. CS Register Bit Descriptions (continued)**

Bit	Field	Type	Reset	Description
3:0	CS	R/W	5	<p>These bits select the full scale current for all six current sinks.</p> <p>0000: I<sub>CS</sub> = 15 mA                      1000: I<sub>CS</sub> = 23 mA            0001: I<sub>CS</sub> = 16 mA                      1001: I<sub>CS</sub> = 24 mA            0010: I<sub>CS</sub> = 17 mA                      1010: I<sub>CS</sub> = 25 mA            0011: I<sub>CS</sub> = 18 mA                      1011: I<sub>CS</sub> = 26 mA            0100: I<sub>CS</sub> = 19 mA                      1100: I<sub>CS</sub> = 27 mA            0101: I<sub>CS</sub> = 20 mA                      1101: I<sub>CS</sub> = 28 mA            0110: I<sub>CS</sub> = 21 mA                      1110: I<sub>CS</sub> = 29 mA            0111: I<sub>CS</sub> = 22 mA                      1111: I<sub>CS</sub> = 30 mA</p>

**7.6.3 UVLO (A2h)**

The UVLO register can be written to and read from.

**Figure 24. UVLO Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED						UVLO	
R/W-0						R/W-3	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5. UVLO Register Bit Field Descriptions**

Bit	Field	Type	Reset	Description
7:3	RESERVED	R/W	0	These bits are reserved for future use. During write operations data intended for these bits is ignored, and during read operations 0 is returned.
2:0	UVLO	R/W	3	<p>These bits select the UVLO threshold.</p> <p>000: V<sub>UVLO</sub> = 2.25 V            001: V<sub>UVLO</sub> = 2.55 V            010: V<sub>UVLO</sub> = 3 V            011: V<sub>UVLO</sub> = 3.5 V            100: V<sub>UVLO</sub> = 4 V            Others: V<sub>UVLO</sub> = 4 V</p>

**7.6.4 FREQ (A3h)**

The FREQ register can be written to and read from.

**Figure 25. FREQ Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED						FREQ	
R/W-0						R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6. FREQ Register Bit Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.
1:0	FREQ	R/W	1	<p>These bits configure the switching frequency.</p> <p>00: F<sub>LX</sub> = 450 kHz            01: F<sub>LX</sub> = 600 kHz            10: F<sub>LX</sub> = 800 kHz            11: F<sub>LX</sub> = 1200 kHz</p>

### 7.6.5 SR (A4h)

The **SR** register can be written to and read from.

**Figure 26. SR Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED						SR	
R/W-0						R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7. SR Register Bit Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.
1:0	SR	R/W	0	These bits configure the falling slew rate of switching voltage from OFF to ON. 00: SR = 4.6 V/ns 01: SR = 3.5 V/ns 10: SR = 2.5 V/ns 11: SR = 1.3 V/ns

### 7.6.6 ILIM (A5h)

The **ILIM** register can be written to and read from.

**Figure 27. ILIM Register Bit Allocation**

7	6	5	4	3	2	1	0
RESERVED						ILIM	
R/W-0						R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8. ILIM Register Bit Field Descriptions**

Bit	Field	Type	Reset	Description
7:1	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.
0	ILIM	R/W	0	This bit configures the current limit shutdown protection. 0 = Disable current limit shutdown protection 1 = Enable current limit shutdown protection

7.6.7 Control (FFh)

Figure 28. Control Register Bit Allocation

7	6	5	4	3	2	1	0
WED	RESERVED						RED
	R/W-0						R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. Control Register Bit Field Descriptions

Bit	Field	Type	Reset	Description
7	WED			Setting this bit forces the contents of all registers to be copied into E <sup>2</sup> PROM, thereby making them the default values during power up. When the contents of all the registers have been written to E <sup>2</sup> PROM, the TPS61177A device automatically resets this bit.
6:1	RESERVED	R/W	0	These bits are reserved for future use. During write operations, data intended for these bits are ignored, and during read operations 0 is returned.
0	RED	R/W	0	The state of this bit determines whether read operations return the contents of the registers or the contents of the E <sup>2</sup> PROM. 0 = Read operations return the contents of the registers. 1 = Read operations return the contents of the E <sup>2</sup> PROM.

7.6.8 Example – Writing to a Single RAM Register


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h)
3. TPS61177A acknowledges
4. Bus master sends address of RAM register (A0h)
5. TPS61177A acknowledges
6. Bus master sends data to be written
7. TPS61177A acknowledges
8. Bus master sends STOP condition



Figure 29. Writing To A Single Ram Register

### 7.6.9 Example – Writing to Multiple RAM Registers

1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h).
3. TPS61177A acknowledges
4. Bus master sends address of first RAM register to be written to (A0h)
5. TPS61177A acknowledges
6. Bus master sends data to be written to first RAM register
7. TPS61177A acknowledges
8. Bus master sends data to be written to RAM register at next higher address (auto-increment)
9. TPS61177A acknowledges
10. Steps (8) and (9) repeated until data for final RAM register has been sent
11. TPS61177A acknowledges
12. Bus master sends STOP condition



**Figure 30. Writing To Multiple Ram Registers**

### 7.6.10 Example – Saving Contents of all RAM Registers to E<sup>2</sup>PROM

1. Pull high the Enable pin of TPS61177A
2. Pull the PWM pin of TPS61177A to low
3. Bus master sends START condition
4. Bus master sends 7-bit slave address plus low R/W bit (58h)
5. TPS61177A acknowledges
6. Bus master sends address of Control Register (FFh)
7. TPS61177A acknowledges
8. Bus master sends data to be written to the Control Register (80h)
9. TPS61177A acknowledges
10. Bus master sends STOP condition




**Figure 31. Saving Contents Of All Ram Registers To E<sup>2</sup>PROM**

The TPS61177A needs a 50-ms time period after receiving STOP condition for saving all RAM registers data to E<sup>2</sup>PROM. If bus master send 7-bit slave address to call TPS61177A again within 50-ms period, the TPS61177A pulls down the SCL line to LOW until the all RAM registers data saving to E<sup>2</sup>PROM is completed.

**7.6.11 Example – Reading from a Single RAM Register**


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h)
3. TPS61177A acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS61177A acknowledges
6. Bus master sends data for Control Register (00h)
7. TPS61177A acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (58h)
11. TPS61177A acknowledges
12. Bus master sends address of RAM register (A0h)
13. TPS61177A acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (59h)
16. TPS61177A acknowledges
17. TPS61177A sends RAM register data
18. Bus master not acknowledges
19. Bus master sends STOP condition



**Figure 32. Reading From A Single Ram Register**

**7.6.12 Example – Reading from a Single E<sup>2</sup>PROM Register**


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h)
3. TPS61177A acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS61177A acknowledges
6. Bus master sends data for Control Register (01h)
7. TPS61177A acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (58h)
11. TPS61177A acknowledges
12. Bus master sends address of RAM register (A0h)
13. TPS61177A acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (59h)
16. TPS61177A acknowledges
17. TPS61177A sends E<sup>2</sup>PROM register data
18. Bus master not acknowledges
19. Bus master sends STOP condition


**Figure 33. Reading From A Single E<sup>2</sup>PROM Register**



**7.6.13 Example – Reading from Multiple RAM Registers**


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h)
3. TPS61177A acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS61177A acknowledges
6. Bus master sends data for Control Register (00h)
7. TPS61177A acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (58h)
11. TPS61177A acknowledges
12. Bus master sends address of RAM register (A0h)
13. TPS61177A acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (59h)
16. TPS61177A acknowledges
17. TPS61177A sends contents of first RAM register to be read
18. Bus master acknowledges
19. TPS61177A sends contents of second RAM register to be read
20. Bus master acknowledges
21. TPS61177A sends contents of third (last) RAM register to be read
22. Bus master not acknowledges
23. Bus master sends STOP condition



**Figure 34. Reading From A Multiple Ram Register**

**7.6.14 Example – Reading from Multiple E<sup>2</sup>PROM Registers**

1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (58h)
3. TPS61177A acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS61177A acknowledges
6. Bus master sends data for Control Register (01h)
7. TPS61177A acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (58h)
11. TPS61177A acknowledges
12. Bus master sends address of E<sup>2</sup>PROM register (00h)
13. TPS61177A acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (59h)
16. TPS61177A acknowledges
17. TPS61177A sends contents of first E<sup>2</sup>PROM register to be read
18. Bus master acknowledges
19. TPS61177A sends contents of second E<sup>2</sup>PROM register to be read
20. Bus master acknowledges
21. TPS61177A sends contents of third (last) E<sup>2</sup>PROM register to be read
22. Bus master not acknowledges
23. Bus master sends STOP condition


**Figure 35. Reading From Multiple E<sup>2</sup>PROM Registers**

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 CS Pin Unused

The TPS61177A has open/short string detection. For an unused CS string, simply short it to ground or leave it open. If the CS pin is open, the boost output voltage ramps up to overvoltage threshold during start-up. The device then detects the zero current string and removes it from the feedback loop. If the CS pin is shorted to ground, the device detects the short and immediately removes it (or them) out of feedback loop within 4 ms after device enable, and the boost output voltage does not go up to overvoltage threshold. Instead, it ramps to the regulation voltage after soft start.

Shorting unused CS pins to ground for faster start-up is recommended.


#### 8.1.2 Brightness Dimming Control

The TPS61177A has three dimming methods. See [Mode Selection](#) section for dimming mode selection. With analog and PWM mixed dimming or pure analog dimming through the PWM control interface, the internal decoder block detects duty information from the input PWM signal, saves it in an up to 10-bits register and delivers to either a mixed mode dimming control circuit or pure analog dimming control circuit. In mixed dimming mode, the output dimming control circuit sets the DC current of six current sinks linearly between 25% and 100% at same scale to the value in up to a 10-bits register. When the brightness level is below 25% to full-scale value, the dimming control circuit turns on/off six output current sinks at same frequency with PWMB and duty cycle out of shift register. See [Analog and PWM Mixed Dimming Mode](#) section for more explanation. While in pure analog dimming mode, the output dimming control circuit sets the DC current of six current sinks linearly between 1% and 100% at same scale to the value in up to a 10-bits register. See [Analog Dimming Mode](#) section for more detail explanation.

The TPS61177A also has direct PWM dimming control through the PWM control interface. In direct PWM mode, each current sink turns on/off at the same frequency and duty cycle as the input PWM signal. See [Direct PWM Dimming](#) section for more explanation.

When in analog and PWM mixed mode, insertion of a series 10-k $\Omega$  to 20-k $\Omega$  resistor close to PWMB pin is recommended. This resistor, together with an internal capacitor, forms a low pass R-C filter with a 30-ns to 60-ns time constant. This prevents possible high frequency noise being coupled into the input PWM signal and causing interference to the internal duty cycle decoding circuit. However, it is not necessary for direct PWM mode since the duty cycle decoding circuit is disabled during direct PWM mode.

## 8.2 Typical Application



**Figure 36. TPS61177A Typical Application**

### 8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Inductor	10 $\mu$ H
Minimum input voltage	2.5 V
Number of series LED	12
LED maximum forward voltage (V <sub>f</sub> )	3.3 V
Schottky diode forward voltage (V <sub>f</sub> )	0.2 V
Efficiency ( $\eta$ )	85%
Switching frequency	600 kHz
PWM input frequency	1 kHz
Maximum LED string current	30 mA

The TPS61177A is designed to support up to 2.2 A (typical) SW current. Thus, SW current must be carefully calculated with factors such as inductor, target efficiency, output voltage, load current, and so forth. In most cases, the voltage ratio between input and boost output must be < 10.

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Inductor Selection

Because selection of the inductor affects power supply steady-state operation, transient behavior, and loop stability, the inductor is the most important component in switching power regulator design. There are three specifications most important to the performance of the inductor: inductor value, DC resistance, and saturation current. The TPS61177A is designed to work with inductor values between 4.7  $\mu\text{H}$  and 22  $\mu\text{H}$ . A 10- $\mu\text{H}$  inductor is typically available in a smaller or lower profile package, while a 22- $\mu\text{H}$  inductor may produce higher efficiency due to a slower switching frequency and/or lower inductor ripple. If the boost output current is limited by the overcurrent protection of the device, using a 10- $\mu\text{H}$  inductor and the highest switching frequency maximizes controller output current capability.

Internal loop compensation for PWM control is optimized for the external component values, including typical tolerances, recommended in [Table 10](#). Inductor values can have  $\pm 20\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0-A value depending on how the inductor vendor defines saturation. In a boost regulator, the inductor DC current can be calculated with [Equation 1](#).

$$I_{L(\text{DC})} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{V_{\text{IN}} \times \eta}$$

where

- $V_{\text{OUT}}$  = boost output voltage
  - $I_{\text{OUT}}$  = boost output current
  - $V_{\text{IN}}$  = boost input voltage
  - $\eta$  = power conversion efficiency, use 90% for TPS61177A applications
- (1)

The inductor current peak-to-peak ripple can be calculated with [Equation 2](#).

$$\Delta I_{L(\text{P-P})} = \frac{1}{L \times \left( \frac{1}{V_{\text{OUT}} - V_{\text{IN}}} + \frac{1}{V_{\text{IN}}} \right) \times F_{\text{S}}}$$

where

- $\Delta I_{L(\text{P-P})}$  = inductor peak-to-peak ripple
  - $L$  = inductor value
  - $F_{\text{S}}$  = Switching frequency
  - $V_{\text{OUT}}$  = boost output voltage
  - $V_{\text{IN}}$  = boost input voltage
- (2)

Therefore, the peak current seen by the inductor is calculated with [Equation 3](#).

$$I_{L(\text{P})} = I_{L(\text{DC})} + \frac{\Delta I_{L(\text{P-P})}}{2}$$
(3)

Select an inductor with a saturation current over the calculated peak current. To calculate the worst-case inductor peak current, use the minimum input voltage, maximum output voltage, and maximum load current.

Regulator efficiency is dependent on the resistance of its high current path and switching losses associated with the power FET switch and power diode. Although the TPS61177A device has optimized the internal switch resistances, the overall efficiency is affected by the inductor DC resistance (DCR). Lower DCR improves efficiency. However, there is a trade off between DCR and inductor footprint; furthermore, shielded inductors typically have higher DCR than unshielded ones. [Table 10](#) lists the recommended inductors.

**Table 10. Recommended Inductor**

	L (μH)	DCR (mΩ)	I <sub>SAT</sub> (A)	Size (L x W x H mm)
<b>Cyntec</b>				
PCMB051H-100MS	10	140	3	5.4 x 5.2 x 1.6
<b>Taiyo</b>				
NRA6012T 100ME	10	335	1.45	6 x 6 x 1.2

**8.2.2.2 Output Capacitor Selection**

The output capacitor is mainly selected to meet the requirement for output ripple and loop stability. This ripple voltage is related to the capacitance of the capacitor and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated with Equation 4:

$$C_{OUT} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_S \times V_{ripple}}$$



where

- V<sub>ripple</sub> = peak-to-peak output ripple. (4)

The additional part of the ripple caused by ESR is calculated using: V<sub>ripple\_ESR</sub> = I<sub>OUT</sub> × R<sub>ESR</sub>

Due to its low ESR, V<sub>ripple\_ESR</sub> can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used. The controller output voltage also ripples due to the load transient that occurs during PWM dimming. The TPS61177A adopts a patented technology to limit this type of output ripple even with the minimum recommended output capacitance. In a typical application, the output ripple is less than 250 mV during PWM dimming with a 4.7-μF output capacitor. However, the output ripple decreases with higher output capacitances.

**8.2.3 Application Curves**



**9 Power Supply Recommendations**


The power supply for applications using the TPS61177A device must be big enough considering output power and efficiency at a given input voltage condition. Minimum current requirement condition is (V<sub>OUT</sub> × I<sub>OUT</sub>)/(V<sub>IN</sub> × efficiency), and TI recommends a minimum current that is approximately 20% to 30% higher than this value.

## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C1 in the [Typical Application](#), must not only be close to the VIN pin, but also to the GND pin in order to reduce the input ripple seen by the device. The input capacitor, C4 in the [Typical Application](#), must also be placed close to the inductor. C5 is the reference capacitor for the internal integration circuit. It must be placed as close between the REF and AGND pins as possible to prevent any noise insertion to the digital circuits. The LX pin carries high current with fast rising and falling edges. Therefore, the connection between the pin to the inductor and Schottky diode must be kept as short and wide as possible. It is also beneficial to have the ground of the output capacitor C2 close to the PGND pin because there is a large ground return current flowing between them. When laying out signal grounds, TI recommends using short traces separated from power ground traces, and connecting them together at a single point, for example on the DAP. The DAP must be soldered on to the PCB and connected to the GND pin of the device. An additional thermal via can significantly improve power dissipation of the device.

### 10.2 Layout Example



## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61177ARGRR	ACTIVE	VQFN	RGR	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	77AS	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61177ARGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61177ARGRR	VQFN	RGR	20	3000	346.0	346.0	33.0

## GENERIC PACKAGE VIEW


**RGR 20**

**VQFN - 1 mm max height**




3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4228482/A



4219031/B 04/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4219031/B 04/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X

EXPOSED PAD 21  
81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219031/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated