

October 1987 Revised May 2002

MM74C32 Quad 2-Input OR Gate

General Description

The MM74C32 employs complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

Features

■ Wide supply voltage range: 3.0V to 15V■ Guaranteed noise margin: 1.0V

■ High noise immunity: 0.45V V_{CC} (typ.)


■ Low power TTL compatibility: fan out of 2 driving 74L

Ordering Code:

Order Number	Package Number	Package Description			
MM74C32M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74C32N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Voltage at Any Pin} & -0.3\mbox{V to V}_{\mbox{CC}} + 0.3\mbox{V} \\ \mbox{Operating Temperature Range} & -55\mbox{°C to } +125\mbox{°C} \\ \mbox{Storage Temperature Range} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{} \end{array}$

Power Dissipation (P_D)

 $\begin{array}{cc} \text{Dual-In-Line} & 700 \text{ mW} \\ \text{Small Outline} & 500 \text{ mW} \\ \text{Operating V}_{\text{CC}} \text{ Range} & 3.0 \text{V to } 15 \text{V} \\ \end{array}$

Absolute Maximum V_{CC} 18V Lead Temperature (Soldering, 10 seconds) 260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO C	Mos	•	•		•	
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5.0V	3.5			٧
		V _{CC} = 10V	8.0			
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5.0V			1.5	V
		V _{CC} = 10V			2.0	
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0V$, $I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \mu\text{A}$	9.0			
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0V$, $I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \mu A$			1.0	
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	15	μΑ
CMOS/LPT	TL INTERFACE	·				
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4	V
OUTPUT DE	RIVE (see Family Characteristics D	ata Sheet) T _A = 25°C (short circuit curre	ent)			
I _{SOURCE}	Output Source Current	V _{CC} = 5.0V, V _{OUT} = 0V	-1.75	-3.3		mA
	(P-Channel)					
I _{SOURCE}	Output Source Current	V _{CC} = 10V, V _{OUT} = 0V	-8.0	-15		mA
	(P-Channel)					
I _{SINK}	Output Sink Current	V _{CC} = 5.0V, V _{OUT} = V _{CC}	1.75	3.6		mA
	(N-Channel)					
I _{SINK}	Output Sink Current	V _{CC} = 10V, V _{OUT} = V _{CC}	8.0	16		mA
	(N-Channel)					

AC Electrical Characteristics (Note 2)


 $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to	V _{CC} = 5.0V		80	150	ns
	Logical "1" or "0"	$V_{CC} = 10V$		35	70	ns
C _{IN}	Input Capacitance	Any Input (Note 3)		5		pF
C _{PD}	Power Dissipation Capacitance	Per Gate (Note 4)		15		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.


Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note—AN-90.




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com