

An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

General Description

The SLG59M1649V is a self-powered, high-performance, 23 m Ω pFET load switch designed for 1.5 V to 5.5 V power rail applications up to 4 A. When enabled, internal reverse-current protection will quickly open the switch in the event of a reverse-voltage condition is detected

(a V_{OUT} + 50 mV > V_{IN} condition opens the switch). Upon the detection of a reverse condition, an open-drain FAULT output is asserted. In the event the V_{IN} voltage is too low, the load switch also contains an internal V_{IN(UVLO)} threshold monitor to keep or to turn the switch OFF.


Designed to operate over a -40°C to 85°C range, the SLG59M1649V is available in a RoHS-compliant, ultra-small 1.0 x 1.6 mm STDFN package.

Features

- Steady-state Operating Current: Up to 4 A
- Low Typical RDS_{ON}:
- 23 mΩ at V_{IN} = 5 V
 - 31 mΩ at V_{IN} = 2.5 V
- 42 m Ω at V_{IN} = 1.5 V
- Operating Voltage: 1.5 V to 5.5 V
- · Reverse-voltage Detection when ON or OFF
- Internal Gate Driver and V_{OUT} Discharge
- Open-drain FAULT Signaling
- Operating temperature range: -40°C to 85°C
- Low θ_{JA} , 8-pin 1.0 mm x 1.6 mm STDFN Packaging

Pb-Free / Halogen-Free / RoHS compliant packaging


Pin Configuration



Applications

- Power-Rail Switching:
 - Notebook/Laptop/Tablet PCs
 - Smartphones/Wireless Handsets
 - High-definition Digital Cameras
 - Set-top Boxes
- Point of Sales Pins
- · GPS Navigation Devices

Block Diagram



Datasheet	Revision 1.02

2-Feb-2022

An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

Pin Description

Pin #	Pin Name	Туре	Pin Description
1, 4	VIN	Power/Input	With an internal 1.4 V V _{IN(UVLO)} threshold, VIN supplies the power for the operation of the load switch, the internal control circuitry, and the source terminal of pFET. Bypass the VIN pin to GND with a 2.2 μ F (or larger), low-ESR capacitor.
2, 3	ON	Input	A low-to-high transition on this pin initiates the operation of the load switch. ON is an asserted-HIGH, level-sensitive CMOS input with $ON_{IL} < 0.3 V$ and $ON_{IH} > 1 V$. As the ON input circuitry does not have an internal pull-down resistor, connect the ON pin directly to a GPIO controller – do not allow this pin to be open circuited.
5, 8	VOUT	Output	Output and drain terminal of MOSFET.
6	FAULT	Output	An open drain output, FAULT is asserted within TFAULT _{LOW} when a $(V_{OUT} + V_{REVERSE} > V_{IN})$ condition is detected. The FAULT output is deasserted within TFAULT _{HIGH} when the fault condition is removed. Connect an external 10 k Ω resistor from the FAULT pin to the system's local logic supply.
7	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1649V	STDFN 8L	Industrial, -40 °C to 85 °C
SLG59M1649VTR	STDFN 8L (Tape and Reel)	Industrial, -40 °C to 85 °C

RENESAS

An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

Absolute Maximum Ratings

ritch Input Voltage Temperature otection otection	Human Body Model Charged Device Model	-0.3 -65 2000 1000	 	6 150 	V °C V
otection	•	2000	 	150 	•
itection	•				V
	Charged Device Model	1000			
Sensitivity Level					V
			1		
Resistance	1.0 x 1.6 mm 8L STDFN		82		°C/W
m Junction Temperature			150		°C
ous Current from VIN to	Each channel, T _J < 150°C			4	A
rrent from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle			4.5	А
	m Junction Temperature ous Current from VIN to urrent from VIN to VOUT those listed under "Absolute I	m Junction Temperature pus Current from VIN to Each channel, T _J < 150°C	m Junction Temperature pus Current from VIN to Each channel, T _J < 150°C	m Junction Temperature 150 ous Current from VIN to Each channel, T _J < 150°C	m Junction Temperature 150 pus Current from VIN to Each channel, T _J < 150°C

specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 $1.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}; \text{ C}_{\text{IN}} = 2.2 \text{ }\mu\text{F}; \text{T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } 85 \text{ }^{\circ}\text{C} \text{ unless otherwise noted. Typical values are at }\text{T}_{\text{A}} = 25 \text{ }^{\circ}\text{C}.$

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Load Switch Input Voltage		1.5		5.5	V
V	V _{IN} Undervoltage Lockout	V_{IN} \uparrow , V_{ON} = 0 V, R_{LOAD} = 10 Ω			1.4	V
V _{IN(UVLO)}	Threshold	$V_{IN}\downarrow$, V_{ON} = 0 V, R_{LOAD} = 10 Ω	0.5			V
I _{IN}	Quiescent Load Switch Current	V _{IN} = 5.25 V, ON = HIGH, I _{DS} = 0 mA		6.6	11	μA
'IN	Quicscent Load Owner Ourent	V _{IN} = 1.5 V, ON = HIGH, I _{DS} = 0 mA		5	8	μA
	OFF Mode Load Switch Current	V_{IN} = 5.25 V, ON = LOW, R _{LOAD} = 1 MΩ		2	3	μA
IN(OFF)		V _{IN} = 1.5 V, ON = LOW, R _{LOAD} = 1 MΩ		0.8	2	μA
		$T_A = 25 \text{ °C}, V_{IN} = 5.0 \text{ V}, I_{DS} = -200 \text{ mA}$		23	28	mΩ
		$T_A = 25 \text{ °C}, V_{IN} = 2.5 \text{ V}, I_{DS} = -200 \text{ mA}$		31	38	mΩ
RDS _{ON}	ON Resistance	$T_A = 25 \text{ °C}, V_{IN} = 1.5 \text{ V}, I_{DS} = -200 \text{ mA}$		42	50	mΩ
IND SON		$T_A = 85 \text{ °C}, V_{IN} = 5.0 \text{ V}, I_{DS} = -200 \text{ mA}$		27	32	mΩ
		$T_A = 85 \text{ °C}, V_{IN} = 2.5 \text{ V}, I_{DS} = -200 \text{ mA}$		37	44	mΩ
		$T_A = 85 \text{ °C}, V_{IN} = 1.5 \text{ V}, I_{DS} = -200 \text{ mA}$		48	58	mΩ
MOSFET IDS	Current from VIN to VOUT	Continuous			4	А
V _{REVERSE}	Reverse-current Voltage Threshold			50		mV
I _{REVERSE}	Reverse-current Leakage Current after Reverse Current Event	V _{OUT} – V _{IN} > V _{REVERSE} ; T _A = 25°C; ON = GND		1		μA
V _{ON}	ON Pin Voltage Range		0		V _{IN}	V
I _{ON(Leakage)}	ON Pin Leakage Current	1.4 V \leq V _{ON} \leq V _{IN} or V _{ON} = GND			1	μA
ON_V _{IH}	ON Pin Input High Voltage		1		V _{IN}	V

Datasheet

An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

Electrical Characteristics (continued)


 $1.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$; $\text{C}_{\text{IN}} = 2.2 \text{ }\mu\text{F}$; $\text{T}_{\text{A}} = -40 \text{ }^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ unless otherwise noted. Typical values are at $\text{T}_{\text{A}} = 25 \text{ }^{\circ}\text{C}$.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
ON_V _{IL}	ON Pin Input Low Voltage		-0.3	0	0.3	V
ON _{HYS}	ON Hysteresis			60		mV
R _{DISCHRG}	Output Discharge Resistance	V _{IN} = 5 V; V _{OUT} < 0.4 V	50	80	120	Ω
T _{REV}	Reverse-current Detect Response Delay	V _{IN} = 5 V		10		μs
T _{REARM}	Reverse Detect Rearm Time			1.5		ms
T	ON Delay Time	50% ON to 50% V _{OUT} †; T _A = 25°C, V _{IN} = 5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		180	235	μs
T _{ON_Delay}		50% ON to 50% V _{OUT} ↑; T _A = 25°C, V _{IN} = 1.5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		110	145	μs
Τ	V _{OUT} Rise Time	10% to 90% V _{OUT} ↑; T _A = 25°C, V _{IN} = 5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		130	170	μs
T _{VOUT(R)}		10% to 90% V _{OUT} ↑; T _A = 25°C, V _{IN} = 1.5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		66	86	μs
T _{VOUT(F)}	V _{OUT} Fall Time	90% to 10% V _{OUT} ↓; T _A = 25°C, V _{IN} = 5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		2.2	3.6	μs
• 0001(F)		90% to 10% V _{OUT} ↓; T _A = 25°C, V _{IN} = 1.5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		2.2	3.6	μs
T _{OFF_Delay}	OFF Delay Time	50% ON to 50% V _{OUT} ↓; T _A = 25°C, V _{IN} = 5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		3.5	5	μs
· OFF_Delay	OFF Delay Time	50% ON to 50% V _{OUT} ↓; T _A = 25°C, V _{IN} = 1.5 V; R _{LOAD} = 10 Ω, C _{LOAD} = 0.1 μF		5	7	μs
TFAULT _{LOW}	FAULT Assertion Time	Reverse-voltage Detection to $\overline{FAULT}\downarrow$; 1.5 V ≤ V _{IN} ≤ 5 V; ON = Low		2		μs
2011		1.5 V ≤ V _{IN} ≤ 5 V; ON = High		0.5		μs
TFAULT _{HIGH}	FAULT De-assertion Time	Delay to FAULT↑ after fault condition is removed; 1.5 V ≤ V _{IN} ≤ 5 V; ON = Low		7		ms
		$1.5 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}; \text{ ON} = \text{High}$		2		ms
FAULT _{VOL}	FAULT Output Low Voltage	I _{FAULT} = 1 mA			0.2	V



An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking


T_{ON_Delay}, V_{OUT(SR)}, and T_{Total_ON} Timing Details






An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

RDS_{ON} vs. V_{IN} and Temperature



RDS_{ON} vs.Temperature and V_{IN}



Datasheet

An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

V_{IN} Inrush Current Details

When the SLG59M1649V is enabled with ON \uparrow , the load switch closes to charge the VOUT output capacitor to V_{IN}. The charging current drawn from V_{IN} is commonly referred to as "V_{IN} inrush current" and can cause the input power source to collapse if the V_{IN} inrush current is too high.

Since the V_{OUT} rise time of the SLG59M1649V is fixed, V_{IN} inrush current is then a function of the output capacitance at VOUT. The expression relating V_{IN} inrush current, the SLG59M1649V V_{OUT} rise time, and C_{LOAD} is:

 $V_{\text{IN}} \text{ Inrush Current} = C_{\text{LOAD}} \times \frac{\Delta V_{\text{OUT}}(10\% \text{ to } 90\%)}{T_{\text{VOUT(R)}}(10\% \text{ to } 90\%)}$

where in this expression ΔV_{OUT} is equivalent to V_{IN} if the initial SLG59M1649V's output voltages are zero.

In the table below are examples of V_{IN} inrush currents assuming zero initial charge on C_{LOAD} as a function of V_{IN} .

V _{IN} (V)	V _{OUT} Rise Time (µs)	C _{LOAD} (μF)	Inrush Current (mA)
1.5	66	0.1	1.8
5	130	0.1	3.1

Since the relationship is linear and if C_{LOAD} were increased to 1 μ F, then the V_{IN} inrush currents would be 10x higher in either example. If a large C_{LOAD} capacitor is required in the application and depending upon the strength of the input power source, it may very well be necessary to increase the C_{IN} -to- C_{LOAD} ratio to minimize V_{IN} droop during turn-on.

For other V_{OUT} rise time options, please contact Renesas for additional information.

Power Dissipation

The junction temperature of the SLG59M1649V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON}-generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1649V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

where:

 PD_{TOTAL} = Total package power dissipation, in Watts (W) RDS_{ON} = Power MOSFET ON resistance, in Ohms (Ω) I_{DS} = Output current, in Amps (A) and

$$T_J = PD_{TOTAL} \times \theta_{JA} + T_A$$

where:

T_J = Die junction temperature, in Celsius degrees (°C)

 θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T_A = Ambient temperature, in Celsius degrees (°C)

Datasheet	Revision 1.02	2-Feb-2022



An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

Power Dissipation (continued)

In nominal operating mode, the SLG59M1649V's power dissipation can also be calculated by taking into account the voltage drop across each switch (V_{IN}-V_{OUT}) and the magnitude of that channel's output current (I_{DS}):

 $PD_{TOTAL} = (V_{IN}-V_{OUT}) \times I_{DS}$ or

 $\mathsf{PD}_{\mathsf{TOTAL}} = (\mathsf{V}_\mathsf{IN} - (\mathsf{R}_\mathsf{LOAD} \times \mathsf{I}_\mathsf{DS})) \times \mathsf{I}_\mathsf{DS}$

where:

 $\mathsf{PD}_\mathsf{TOTAL}$ = Total package power dissipation, in Watts (W)


V_{IN} = Input Voltage, in Volts (V)

 R_{LOAD} = Output Load Resistance, in Ohms (Ω)

I_{DS} = Output current, in Amps (A)

 V_{OUT} = Output voltage, or $R_{LOAD} \times I_{DS}$

Power Dissipation Derating Curve




Note: Each V_{IN} , V_{OUT} = 1 in² 1.2 oz. copper on FR4


Datasheet	_			
	n •	oto	ch	.
	00	αια	51	71

An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

SLG59M1649V Layout Suggestion



Note: All dimensions shown in micrometers (µm)



Note: All dimensions shown in µm (micrometers)

Datasheet	Revision 1.02	2-Feb-2022
CFR0011-120-01	Page 9 of 16	©2022 Renesas Electronics Corporation

Recommended PCB Layout for external power traces

RENESAS



An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

Layout Guidelines:

- 1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with <u>absolute minimum</u> <u>widths</u> of 15 mils (0.381 mm) per Ampere. A representative layout, shown in Figure 1, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
- 2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59M1649V's VIN and VOUT pins;
- 3. The GND pin should be connected to system analog or power ground plane.
- 4. 2 oz. copper is recommended for high current operation.

SLG59M1649V Evaluation Board:

A GreenFET Evaluation Board for SLG59M1649V is designed according to the statements above and is illustrated on Figure 1. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for RDS_{ON} evaluation.




Figure 1. SLG59M1649V Evaluation Board.

Da	ta	sh	ee	t
			<u>v</u> u	



An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking




Figure 2. SLG59M1649V Evaluation Board Connection Circuit.

n	2	ta	•	h	^	0	£.
	α	LC	9		C	C	ι.

An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

Basic Test Setup and Connections




Figure 3. Typical connections for GreenFET Evaluation.

EVB Configuration


- 1. Connect oscilloscope probes to D1/VIN, D2, S1/VO1, S2/VO2, ON etc.;
- 2. Use VDD connector to have logic high level for FAULT and ON signals;
- 3. Turn on Power Supply 1 and set desired V_{IN} from 1.5 V…5.5 V range;
- 4. Toggle the ON signal High or Low to observe SLG59M1649V operation.

RENESAS



An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

Package Top Marking System Definition



ABC - 3 alphanumeric Part Serial Number where A, B, or C can be A-Z and 0-9

Datashe	et






An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

Package Drawing and Dimensions

8 Lead STDFN Package 1.0 x 1.6 mm



	n	 mm
		mm
_		

•							
Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	1.55	1.60	1.65
A1	0.005	-	0.050	E	0.95	1.00	1.05
A2	0.10	0.15	0.20	L	0.35	0.40	0.45
b	0.13	0.18	0.23	L1	0.225	0.275	0.325
е	().40 BSC	,				




An Ultra-small, Low-power 23 m Ω , 4 A, P-Channel Load Switch with Reverse-Current Blocking

Tape and Reel Specifications

Baakaga	# of	Package Size	Max	Units	Reel &	Leader (min)		Trailer (min)		Таре	Part
Package Type	# of Pins		per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STDFN 8L 1x1.6mm 0.4P FCD Green	8	1.0 x 1.6 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	К0	P0	P1	D0	E	F	W
STDFN 8L 1x1.6mm 0.4P FCD Green	1.12	1.72	0.7	4	4	1.55	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.88 mm³ (nominal). More information can be found at www.jedec.org.



An Ultra-small, Low-power 23 mΩ, 4 A, P-Channel Load Switch with Reverse-Current Blocking

Revision History

Date	Version	Change					
2/2/2022	1.02	Updated Company name and logo Fixed typos					
12/12/2018	1.01	Updated UVLO spec Updated Style and Formatting Updated Charts Added Layout Guidelines Fixed typos					
2/23/2017	1.00	Production Release					

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>