Features

- Utilizes the AVR® RISC Architecture
- AVR High-performance and Low-power RISC Architecture
 - 118 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Up to 1MIPS Throughput at 1MHz
- Data and Nonvolatile Program Memory
 - 2K Bytes of In-System Programmable Flash **Endurance 1,000 Write/Erase Cycles**
 - 128 Bytes of internal SRAM
 - 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler
 - Programmable Watchdog Timer with On-chip Oscillator
 - SPI Serial Interface for In-System Programming
- Special Microcontroller Features
 - Low-power Idle and Power Down Modes
 - External and Internal Interrupt Sources
 - Power-on Reset Circuit
 - On-chip RC Oscillator
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 3V, 25°C
 - Active: 1.5 mA
 - Idle Mode: 100 µA
 - Power Down Mode: <1 μA
- I/O and Packages
 - 5 Programmable I/O Lines
 - 8-pin PDIP and SOIC
- Operating Voltages
 - 2.7 6.0V
- Speed Grade
 - Internal Oscillator ~1MHz @ 5.0V

Description

The ATtiny22L is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny22L achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU),

PDIP/SOIC

Pin Configuration

RESET 1 8 \begin{array}{c} VCC 7 PB2 (SCK/T0) PB3 □ 2 PB4 □ 3 6 ☐ PB1 (MISO/INT0) GND ☐ 4 5 ☐ PB0 (MOSI)



8-bit AVR® Microcontroller with 2K Bytes of **In-System Programmable Flash**

ATtiny22L

Preliminary

Rev. 1273BS-02/00




Note: This is a summary document. For the complete 56-page document, please visit our web site at www.atmel.com or e-mail at literature@atmel.com and request literature #1273B.



allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Block Diagram

Figure 1. The ATtiny22L Block Diagram



PB0 - PB4

et4U.com

DataSheet4U.com 2

ATtiny22L

www.DataSheet4U.com

DataShe

The ATtiny22L provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, five general purpose I/O lines, 32 general purpose working registers, an 8-bit timer/counter, internal and external interrupts, programmable Watchdog Timer with internal oscillator, an SPI serial port for Flash Memory downloading and two software selectable power saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash allows the program memory to be reprogrammed in-system through an SPI serial interface. By combining an 8-bit RISC CPU with ISP Flash on a monolithic chip, the Atmel ATtiny22L is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATtiny22L AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions ATtiny22L

VCC

Supply voltage pin.

GND

Ground pin.

Port B (PB4..PB0)

Port B is a 5-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, et4U.corPort B pins that are externally pulled low, will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features.

Port pins can provide internal pull-up resistors (selected for each bit). The port B pins are tri-stated when a reset condition becomes active.

RESET

Reset input. An external reset is generated by a low level on the $\overline{\text{RESET}}$ pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

Clock Source

The ATtiny22L is clocked by an on-chip RC oscillator. This RC oscillator runs at a nominal frequency of 1 MHz (VCC = 5V).

Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one arithmetic logic unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bit X-register, Y-register and Z-register.





Figure 2. The ATtiny22L AVR RISC Architecture

AVR ATtiny22L Architecture Data Bus 8-bit Program Status Control 1K x 16 Counter and Test Registers Program Flash Interrupt 32 x 8 Unit Instruction General Register Purpose SPI Registers Unit Instruction Decoder 8-bit Indirect Addressing Direct Addressing Timer/Counter ALU Control Lines Watchdog Timer I/O Lines 128 x 8 Data **SRAM** 128 x 8 **EEPROM**

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the ATtiny22L AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR has Harvard architecture - with separate memories and buses for program and data. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.

With the relative jump and call instructions, the whole 1K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.

The 128 bytes data SRAM + register file and I/O registers can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

DataSheet4U.com


ATtiny22L

www.DataSheet4U.com

1000110

et4U.com

Figure 3. Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

et4U.com

DataShe



Register Summary

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
-	\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С	page 16	-
-	\$3E (\$5E)	Reserved									. •	7
-	\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 17	7
	\$3C (\$5C)	Reserved										
	\$3B (\$5B)	GIMSK	-	INT0	-	-	-	-	-	-	page 23	
	\$3A (\$5A)	GIFR	-	INTF0							page 23	
-	\$39 (\$59)	TIMSK	-	-	-	-	-	-	TOIE0	-	page 23	
	\$38 (\$58)	TIFR	-	-	-	-	-	=	TOV0	-	page 24	٦
	\$37 (\$57)	Reserved										٦
-	\$36 (\$56)	Reserved										7
-	\$35 (\$55)	MCUCR	-	-	SE	SM	-	-	ISC01	ISC00	page 24	
	\$34 (\$54)	MCUSR	-	-	-	_	-	-	EXTRF	PORF	page 22	٦
	\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	page 27	
	\$32 (\$52)	TCNT0	Timer/Co	unter0 (8 Bit)	•					page 28	
-	\$31 (\$51)	Reserved		•	,						. •	7
	\$30 (\$50)	Reserved										
	\$2F (\$4F)	Reserved										
-	\$2E (\$4E)	Reserved										7
	\$2D (\$4D)	Reserved										
	\$2C (\$4C)	Reserved										
	\$2B (\$4B)	Reserved										
	\$2A (\$4A)	Reserved										
-	\$29 (\$49)	Reserved										1
Ī	\$28 (\$48)	Reserved										
-	\$27 (\$47)	Reserved										
con	\$26 (\$46)	Reserved										Data
COIL	\$25 (\$45)	Reserved										Dala
	\$24 (\$44)	Reserved										
	\$23 (\$43)	Reserved										
	\$22 (\$42)	Reserved										
	\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	page 28	
Ī	\$20 (\$40)	Reserved										
Ī	\$1F (\$3F)	Reserved										
ŀ	\$1E (\$3E)	EEAR	-		Address Re	egister					page 30	1
Ī	\$1D (\$3D)	EEDR	EEPROM	Data registe	er						page 30	
Ī	\$1C (\$3C)	EECR	-	-	-	-	-	EEMW	EEWE	EERE	page 30	1
Ī	\$1B (\$3B)	Reserved										
Ī	\$1A (\$3A)	Reserved										
Ī	\$19 (\$39)	Reserved										1
Ī	\$18 (\$38)	PORTB	-	-	-	PORTB	PORTB	PORTB	PORTB	PORTB	page 32	
Ī	\$17 (\$37)	DDRB	-	-	-	DDB4	DDB3	DDB2	DDB1	DDB0	page 32	
Ī	\$16 (\$36)	PINB	-	-	-	PINB4	PINB3	PINB2	PINB1	PINB0	page 32	1
Ī	\$15 (\$35)	Reserved										1
		Reserved										7
	\$00 (\$20)	Reserved										7

- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

DataSheet4U.com

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clock			
ARITHMETIC AN								
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1			
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1			
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2			
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd – Rr	Z,C,N,V,H	1			
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1			
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl – K	Z,C,N,V,S	2			
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1			
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1			
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \cdot Rr$	Z,N,V	1			
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \cdot K$	Z,N,V	1			
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1			
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1			
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1			
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1			
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1			
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1			
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \cdot (\$FF - K)$	Z,N,V	1			
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1			
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1			
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1			
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1			
SER	Rd	Set Register	Rd ← \$FF	None	1			
BRANCH INSTRUCTIONS								
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2			
IJMP		Indirect Jump to (Z)	PC ← Z	None	2			
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3			
ICALL		Indirect Call to (Z)	PC ← Z	None	3			
RET		Subroutine Return	PC ← STACK	None	4			
RETI		Interrupt Return	PC ← STACK	I	4			
CPSE	Rd,Rr	Compare, Skip if Equal DataSheet411	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3			
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1			
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1			
CPI	Rd,K	Compare Register with Immediate	Rd - K	Z, N,V,C,H	1			
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3			
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3			
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3			
SBIS	P, b	Skip if Bit in I/O Register is Set	if (R(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3			
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1/2			
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	None	1/2			
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2			
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2			
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2			
BRCC	k	Branch if Carry Cleared	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2			
BRSH	k	Branch if Same or Higher	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2			
	+ .		16 10 10 10 10 10 10 10 10 10 10 10 10 10					
BRMI	k	Branch if Lower Branch if Minus	if (C = 1) then $PC \leftarrow PC + k + 1$ if (N = 1) then $PC \leftarrow PC + k + 1$	None None	1/2			
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2			
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2			
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1 if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2			
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2			
BRHC					1/2			
	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None				
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2			
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2			
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2			
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2			
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2			
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2			

ataShe



DataSheet4U.com



Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clock
DATA TRANSFE	R INSTRUCTIONS		•	•	-
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd \leftarrow (X)	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD		Load Indirect and Pre-Dec.			2
LDD	Rd, - Y		$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	
	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd $\leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	X ← X - 1, (X) ← Rr	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement		None	2
			(Y + q) ← Rr		
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
1 IN	Rd, P	In Port	Rd ← P	None	1 [
OUT	P, Ŕr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	ST INSTRUCTION		TIG C DIAGR	None	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	i
SEC	, 2	Set Carry	C ← 1	C	1 1
CLC	+	Clear Carry	C ← 0	C	1
SEN	+	Set Negative Flag	N ← 1	N	1 1
		Clear Negative Flag			
CLN SEZ		Clear Negative Flag	N ← 0	N	1
CL/		Set Zero Flag	Z ← 1	Z	1
SEZ		Clear Zero Flag	Z ← 0	Z	1
CLZ		Global Interrupt Enable	I ← 1		1
CLZ SEI				1 1	1
CLZ SEI CLI		Global Interrupt Disable	I ← 0	<u> </u>	
CLZ SEI CLI SES		Global Interrupt Disable Set Signed Test Flag	I ← 0 S ← 1	S	1
CLZ SEI CLI SES		Global Interrupt Disable		S	
CLZ SEI CLI SES CLS		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	S ← 1 S ← 0		1
CLZ SEI CLI SES CLS SEV		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow	S ← 1 S ← 0 V ← 1	S V	1 1 1
CLZ SEI CLI SES CLS SEV CLV		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow	S ← 1 S ← 0 V ← 1 V ← 0	S V V	1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \end{array}$	S V V T	1 1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET CLT		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	S V V T	1 1 1 1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET CLT SEH		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	S V V T T	1 1 1 1 1 1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	S V V T T H	1 1 1 1 1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH NOP		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG No Operation	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \\ H \leftarrow 0 \end{array}$	S V V T T H H None	1 1 1 1 1 1 1 1 1
CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH		Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$\begin{array}{c} S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	S V V T T H	1 1 1 1 1 1 1 1

DataSheet4U.com

www.DataSheet4U.com

ATtiny22L

Ordering Information

Power Supply	Speed (MHz)	Ordering Code	Package	Operation Range
2.7 - 6.0V	Internal Osc ~1MHz@5.0V	ATtiny22L-1PC ATtiny22L-1SC	8P3 8S2	Commercial (0°C to 70°C)
		ATtiny22L-1PI ATtiny22L-1SI	8P3 8S2	Industrial (-40°C to 85°C)

et4U.com DataShe

DataSheet4U.com

Package Type						
8P3	8-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S2	8-lead, 0.200" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC)					

DataSheet4U.com





Packaging Information

8P3, 8-pin, 0.300" Wide, 8S2, 8-lead, 0.200" Wide, Plastic Dual Inline Package (PDIP) Plastic Gull Wing Small Outline (EIAJ SOIC) Dimensions in Inches and (Millimeters) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA .020 (.508) .355 (9.02) .012 (.305) PĮN .213 (5.41) .330 (8.38) .280 (7.11) .240 (6.10) .205 (5.21) .300 (7.62) .037 (.940) .300 (7.62) REF .050 (1.27) BSC .210 (5.33) MAX ___ .100 (2.54) BSC .212 (5.38) SEATING .203 (5.16) PLANE .080 (2.03) .070 (1.78) .015 (.380) MIN .<u>150 (3.81</u>) .115 (2.92) .022 (.559) .070 (1.78) .045 (1.14) .014 (.356) .013 (.330) .004 (.102) .325 (8.26) .300 (7.62) 0 8 REF .010 (.254) REF .007 (.178) 15 et4U.com .012 (.305) .008 (.203) .035 (.889)

DataSheet4U.com

.020 (.508)

DataSheet4U.com

www.DataSheet4U.com

DataShe

.430 (10.9) MAX



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

et4U.com

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

Web Site

BBS

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.



DataSheet4U.com

e-mail

literature@atmel.com

http://www.atmel.com

1-(408) 436-4309