

# 1 MSPS, 12-Bit Impedance Converter, Network Analyzer

Data Sheet AD5933

#### **FEATURES**

Programmable output peak-to-peak excitation voltage to a maximum frequency of 100 kHz

Programmable frequency sweep capability with serial I<sup>2</sup>C interface

Frequency resolution of 27 bits (<0.1 Hz)

Impedance measurement range from 1  $k\Omega$  to 10  $M\Omega$ 

Capable of measuring of 100  $\Omega$  to 1  $k\Omega$  with additional circuitry

Internal temperature sensor (±2°C)

Internal system clock option

Phase measurement capability

System accuracy of 0.5%

2.7 V to 5.5 V power supply operation

Temperature range: -40°C to +125°C

16-lead SSOP package

**Qualified for automotive applications** 

#### **APPLICATIONS**

Electrochemical analysis
Bioelectrical impedance analysis
Impedance spectroscopy
Complex impedance measurement
Corrosion monitoring and protection equipment
Biomedical and automotive sensors
Proximity sensing
Nondestructive testing
Material property analysis
Fuel/battery cell condition monitoring

#### **GENERAL DESCRIPTION**

The AD5933 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 1 MSPS, analog-to-digital converter (ADC). The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and a discrete Fourier transform (DFT) is processed by an on-board DSP engine. The DFT algorithm returns a real (R) and imaginary (I) data-word at each output frequency.

Once calibrated, the magnitude of the impedance and relative phase of the impedance at each frequency point along the sweep is easily calculated. This is done off chip using the real and imaginary register contents, which can be read from the serial I<sup>2</sup>C interface.

A similar device, also available from Analog Devices, Inc., is the AD5934, a 2.7 V to 5.5 V, 250 kSPS, 12-bit impedance converter, with an internal temperature sensor and is packaged in a 16-lead SSOP.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **TABLE OF CONTENTS**

reatures 1	Register Map
Applications1	Control Register (Register Address 0x80, Register Address
General Description1	0x81)
Functional Block Diagram1	Start Frequency Register (Register Address 0x82, Register
Revision History	Address 0x83, Register Address 0x84)
Specifications4	Frequency Increment Register (Register Address 0x85, Register Address 0x86, Register Address 0x87)
I <sup>2</sup> C Serial Interface Timing Characteristics	Number of Increments Register (Register Address 0x88,
Absolute Maximum Ratings7	Register Address 0x89)2
ESD Caution	Number of Settling Time Cycles Register (Register Address
Pin Configuration and Descriptions8	0x8A, Register Address 0x8B)
Typical Performance Characteristics	Status Register (Register Address 0x8F)20
Terminology 12	Temperature Data Register (16 Bits—Register Address 0x92, Register Address 0x93)20
System Description	Real and Imaginary Data Registers (16 Bits—Register
Transmit Stage	Address 0x94, Register Address 0x95, Register Address 0x96,
Frequency Sweep Command Sequence	Register Address 0x97)
Receive Stage	Serial Bus Interface
DFT Operation	General I <sup>2</sup> C Timing
System Clock	Writing/Reading to the AD593320
Temperature Sensor	Block Write
Temperature Conversion Details	Read Operations
Temperature Value Register	Typical Applications
Temperature Conversion Formula	Measuring Small Impedances
Impedance Calculation17	Biomedical: Noninvasive Blood Impedance Measurement 32
Magnitude Calculation17	Sensor/Complex Impedance Measurement
Gain Factor Calculation	Electro-Impedance Spectroscopy
Impedance Calculation Using Gain Factor17	Layout and Configuration3
Gain Factor Variation with Frequency17	Power Supply Bypassing and Grounding34
Two-Point Calibration	Evaluation Board3
Two-Point Gain Factor Calculation18	Using the Evaluation Board
Gain Factor Setup Configuration18	Prototyping Area3
Gain Factor Recalculation18	Crystal Oscillator (XO) vs. External Clock3
Gain Factor Temperature Variation	Schematics30
Impedance Error19	Outline Dimensions40
Measuring the Phase Across an Impedance	Ordering Guide40
Performing a Frequency Sweep22	Automotive Products40

#### **REVISION HISTORY**

4/2017—Rev E to Rev F	
Changes to Table 4	8
Changes to Table 12	25
5/2013—Rev. D to Rev. E	
Added Automotive Information (Throughout)	
Changed Sampling Rate from 250 kSPS to 1 MSPS	5
Changes to Table 7	21
Deleted Choosing a Reference for the AD5933 Section	34
Changes to Ordering Guide	40
12/2011—Rev. C to Rev. D	
Changes to Impedance Error Section	19
Removed Figure 26 and Figure 27;	
Renumbered Sequentially	19
Removed Figure 28, Figure 29, Figure 30, Figure 31	20
Changes to Figure 39	37
Changes to Figure 40	38
Changes to Figure 41	
Changes to Figure 42	40

8/2010—Rev. B to Rev. C
Changes to Impedance Error Section
Changes to Figure 4538
Changes to U4 Description in Table 1942
2/2010—Rev. A to Rev. B
Changes to General Description1
5/2008—Rev. 0 to Rev. A
Changes to Layout
Changes to Figure 1
Changes to Table 14
Changes to Figure 17
Changes to System Description Section
Changes to Figure 19
Changes to Figure 24
Changes to Impedance Error Section
Added Measuring the Phase Across an Impedance Section21
Changes to Register Map Section24
Added Measuring Small Impedances Section31
Changes to Table 18
Added Evaluation Board Section
Changes to Ordering Guide 43

9/2005—Revision 0: Initial Version

# **SPECIFICATIONS**

VDD = 3.3 V, MCLK = 16.776 MHz, 2 V p-p output excitation voltage @ 30 kHz, 200 k $\Omega$  connected between Pin 5 and Pin 6; feedback resistor = 200 k $\Omega$  connected between Pin 4 and Pin 5; PGA gain = ×1, unless otherwise noted.

Table 1.

	Y Version <sup>1</sup>					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments	
SYSTEM						
Impedance Range	1 K		10 M	Ω	$100\Omega$ to $1k\Omega$ requires extra buffer circuitry, see the Measuring Small Impedances section	
Total System Accuracy		0.5		%	$2$ V p-p output excitation voltage at 30 kHz, 200 k $\Omega$ connected between Pin 5 and Pin 6	
System Impedance Error Drift		30		ppm/°C		
TRANSMIT STAGE						
Output Frequency Range <sup>2</sup>	1		100	kHz		
Output Frequency Resolution		0.1		Hz	<0.1 Hz resolution achievable using DDS techniques	
MCLK Frequency			16.776	MHz	Maximum system clock frequency	
Internal Oscillator Frequency <sup>3</sup>		16.776		MHz	Frequency of internal clock	
Internal Oscillator Temperature Coefficient		30		ppm/°C		
TRANSMIT OUTPUT VOLTAGE						
Range 1						
AC Output Excitation Voltage⁴		1.98		V p-p	See Figure 4 for output voltage distribution	
DC Bias <sup>5</sup>		1.48		V	DC bias of the ac excitation signal; see Figure 5	
DC Output Impedance		200		Ω	T <sub>A</sub> = 25°C	
Short-Circuit Current to Ground at VOUT		±5.8		mA	T <sub>A</sub> = 25°C	
Range 2						
AC Output Excitation Voltage⁴		0.97		V p-p	See Figure 6	
DC Bias⁵		0.76		V	DC bias of output excitation signal; see Figure 7	
DC Output Impedance		2.4		kΩ		
Short-Circuit Current to Ground at VOUT		±0.25		mA		
Range 3						
AC Output Excitation Voltage⁴		0.383		V p-p	See Figure 8	
DC Bias⁵		0.31		V	DC bias of output excitation signal; see Figure 9	
DC Output Impedance		1		kΩ		
Short-Circuit Current to Ground at VOUT		±0.20		mA		
Range 4						
AC Output Excitation Voltage <sup>4</sup>		0.198		V p-p	See Figure 10	
DC Bias⁵		0.173		V	DC bias of output excitation signal. See Figure 11	
DC Output Impedance		600		Ω		
Short-Circuit Current to Ground at VOUT		±0.15		mA		
SYSTEM AC CHARACTERISTICS						
Signal-to-Noise Ratio		60		dB		
Total Harmonic Distortion		-52		dB		
Spurious-Free Dynamic Range						
Wide Band (0 MHz to 1 MHz)		-56		dB		
Narrow Band (±5 kHz)		-85		dB		

		Y Versio	n <sup>1</sup>		
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
RECEIVE STAGE					
Input Leakage Current		1		nA	To VIN pin
Input Capacitance <sup>6</sup>		0.01		рF	Pin capacitance between VIN and GND
Feedback Capacitance (C <sub>FB</sub> )		3		pF	Feedback capacitance around current- to-voltage amplifier; appears in parallel with feedback resistor
ANALOG-TO-DIGITAL CONVERTER <sup>6</sup>					
Resolution		12		Bits	
Sampling Rate		1		MSPS	ADC throughput rate
TEMPERATURE SENSOR					
Accuracy		±2.0		°C	-40°C to +125°C temperature range
Resolution		0.03		°C	
Temperature Conversion Time		800		μs	Conversion time of single temperature measurement
LOGIC INPUTS					
Input High Voltage (V <sub>H</sub> )	0.7×VDD				
Input Low Voltage (V <sub>IL</sub> )			$0.3 \times VDD$		
Input Current <sup>7</sup>			1	μΑ	$T_A = 25$ °C
Input Capacitance			7	рF	$T_A = 25$ °C
POWER REQUIREMENTS					
VDD	2.7		5.5	V	
IDD (Normal Mode )		10	15	mA	VDD = 3.3 V
		17	25	mA	VDD = 5.5 V
IDD (Standby Mode)		11		mA	VDD = 3.3 V; see the Control Register (Register Address 0X80, Register Address 0X81) section
		16		mA	VDD = 5.5 V
IDD (Power-Down Mode)		0.7	5	μΑ	VDD = 3.3 V
		1	8	μΑ	VDD = 5.5 V

 $<sup>^{1}</sup>$  Temperature range for Y version =  $-40^{\circ}$ C to  $+125^{\circ}$ C, typical at  $25^{\circ}$ C.

 $<sup>^2</sup>$  The lower limit of the output excitation frequency can be lowered by scaling the clock supplied to the AD5933.

<sup>&</sup>lt;sup>3</sup> Refer to Figure 14, Figure 15, and Figure 16 for the internal oscillator frequency distribution with temperature.

<sup>&</sup>lt;sup>4</sup>The peak-to-peak value of the ac output excitation voltage scales with supply voltage according to the following formula: Output Excitation Voltage (V p-p) = [2/3.3] × VDD

where *VDD* is the supply voltage.

<sup>&</sup>lt;sup>5</sup> The dc bias value of the output excitation voltage scales with supply voltage according to the following formula:

Output Excitation Bias Voltage (V) =  $[2/3.3] \times VDD$ 

where VDD is the supply voltage.

<sup>&</sup>lt;sup>6</sup> Guaranteed by design or characterization, not production tested. Input capacitance at the VOUT pin is equal to pin capacitance divided by open-loop gain of current-to-voltage amplifier.

<sup>&</sup>lt;sup>7</sup> The accumulation of the currents into Pin 8, Pin 15, and Pin 16.

#### I<sup>2</sup>C SERIAL INTERFACE TIMING CHARACTERISTICS

VDD = 2.7 V to 5.5 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted. <sup>1</sup>

Table 2.

Parameter <sup>2</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description
f <sub>SCL</sub>	400	kHz max	SCL clock frequency
t <sub>1</sub>	2.5	μs min	SCL cycle time
$t_2$	0.6	μs min	t <sub>HIGH</sub> , SCL high time
t <sub>3</sub>	1.3	μs min	t <sub>LOW</sub> , SCL low time
t <sub>4</sub>	0.6	μs min	thd, start/repeated start condition hold time
<b>t</b> <sub>5</sub>	100	ns min	t <sub>SU, DAT</sub> , data setup time
$t_6$ <sup>3</sup>	0.9	μs max	t <sub>HD, DAT</sub> , data hold time
	0	μs min	t <sub>HD, DAT</sub> , data hold time
t <sub>7</sub>	0.6	μs min	t <sub>SU, STA</sub> , setup time for repeated start
t <sub>8</sub>	0.6	μs min	t <sub>SU, STO</sub> , stop condition setup time
t <sub>9</sub>	1.3	μs min	t <sub>BUF</sub> , bus free time between a stop and a start condition
t <sub>10</sub>	300	ns max	t <sub>F</sub> , rise time of SDA when transmitting
	0	ns min	t <sub>R</sub> , rise time of SCL and SDA when receiving (CMOS compatible)
t <sub>11</sub>	300	ns max	t <sub>F</sub> , fall time of SCL and SDA when transmitting
	0	ns min	t <sub>F</sub> , fall time of SDA when receiving (CMOS compatible)
	250	ns max	t <sub>F</sub> , fall time of SDA when receiving
	$20 + 0.1  C_b^4$	ns min	t <sub>F</sub> , fall time of SCL and SDA when transmitting
C <sub>b</sub>	400	pF max	Capacitive load for each bus line

<sup>&</sup>lt;sup>1</sup> See Figure 2.

<sup>4</sup>C<sub>b</sub> is the total capacitance of one bus line in picofarads. Note that t<sub>R</sub> and t<sub>F</sub> are measured between 0.3 VDD and 0.7 VDD.




Figure 2. I<sup>2</sup>C Interface Timing Diagram

 $<sup>^{\</sup>rm 2}$  Guaranteed by design and characterization, not production tested.

<sup>&</sup>lt;sup>3</sup> A master device must provide a hold time of at least 300 ns for the SDA signal (referred to V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined falling edge of SCL.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 3.

Parameter	Rating
DVDD to GND	-0.3 V to +7.0 V
AVDD1 to GND	−0.3 V to +7.0 V
AVDD2 to GND	-0.3 V to +7.0 V
SDA/SCL to GND	−0.3 V to VDD + 0.3 V
VOUT to GND	-0.3 V to VDD + 0.3 V
VIN to GND	-0.3 V to VDD + 0.3 V
MCLK to GND	−0.3 V to VDD + 0.3 V
Operating Temperature Range	
Extended Industrial (Y Grade)	-40°C to +125°C
Storage Temperature Range	−65°C to +160°C
Maximum Junction Temperature	150°C
SSOP Package, Thermal Impedance	
$ heta_{JA}$	139°C/W
θις	136°C/W
Reflow Soldering (Pb-Free)	
Peak Temperature	260°C
Time at Peak Temperature	10 sec to 40 sec

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND DESCRIPTIONS



NOTES:

1. IT IS RECOMMENDED TO TIE ALL SUPPLY
CONNECTIONS (PIN 9, PIN 10, AND PIN 11)
AND RUN FROM A SINGLE SUPPLY BETWEEN 2.7V AND 5.5V. IT IS ALSO RECOMMENDED TO CONNECT ALL GROUND SIGNALS TOGETHER (PIN 12, PIN 13, AND PIN 14).

Figure 3. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1, 2, 3, 7	NC	No Connect. Do not connect to this pin.
4	RFB	External Feedback Resistor. Connected from Pin 4 to Pin 5 and used to set the gain of the current-to-voltage amplifier on the receive side.
5	VIN	Input to Receive Transimpedance Amplifier. Presents a virtual earth voltage of VDD/2.
6	VOUT	Excitation Voltage Signal Output.
8	MCLK	The master clock for the system is supplied by the user.
9	DVDD	Digital Supply Voltage.
10	AVDD1	Analog Supply Voltage 1.
11	AVDD2	Analog Supply Voltage 2.
12	DGND	Digital Ground.
13	AGND1	Analog Ground 1.
14	AGND2	Analog Ground 2.
15	SDA	$I^2$ C Data Input. Open-drain pins requiring 10 kΩ pull-up resistors to VDD.
16	SCL	$I^2$ C Clock Input. Open-drain pins requiring 10 kΩ pull-up resistors to VDD.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Range 1 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 5. Range 1 DC Bias Distribution, VDD = 3.3 V




Figure 6. Range 2 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 7. Range 2 DC Bias Distribution, VDD = 3.3 V




Figure 8. Range 3 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 9. Range 3 DC Bias Distribution, VDD = 3.3 V




Figure 10. Range 4 Output Excitation Voltage Distribution, VDD = 3.3 V




Figure 11. Range 4 DC Bias Distribution, VDD = 3.3 V




Figure 12. Typical Supply Current vs. MCLK Frequency




Figure 13. Typical Phase Error




Figure 14. Frequency Distribution of Internal Oscillator at −40°C




Figure 15. Frequency Distribution of Internal Oscillator at 25°C




Figure 16. Frequency Distribution of Internal Oscillator at 125°C

### **TERMINOLOGY**

#### **Total System Accuracy**

The AD5933 can accurately measure a range of impedance values to less than 0.5% of the correct impedance value for supply voltages between 2.7 V to 5.5 V.

#### Spurious-Free Dynamic Range (SFDR)

Along with the frequency of interest, harmonics of the fundamental frequency and images of these frequencies are present at the output of a DDS device. The spurious-free dynamic range refers to the largest spur or harmonic present in the band of interest. The wideband SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the 0 Hz to Nyquist bandwidth. The narrow-band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of  $\pm 200$  kHz, about the fundamental frequency.

#### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency. The value for SNR is expressed in decibels.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of harmonics to the fundamental, where V1 is the rms amplitude of the fundamental and V2, V3, V4, V5, and V6 are the rms amplitudes of the second through the sixth harmonics. For the AD5933, THD is defined as

THD (dB) = 
$$20 \log \frac{\sqrt{V2^2 + V3^2 + V4^2 + V5^2 V6^2}}{V1}$$

### SYSTEM DESCRIPTION




Figure 17. Block Overview

The AD5933 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 1 MSPS ADC. The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and DFT processed by an on-board DSP engine. The DFT algorithm returns both a real (R) and imaginary (I) data-word at each frequency point along the sweep. The impedance magnitude and phase are easily calculated using the following equations:

$$Magnitude = \sqrt{R^2 + I^2}$$

$$Phase = tan^{-1}(I/R)$$

To characterize an impedance profile  $Z(\omega)$ , generally a frequency sweep is required, like that shown in Figure 18.




Figure 18. Impedance vs. Frequency Profile

The AD5933 permits the user to perform a frequency sweep with a user-defined start frequency, frequency resolution, and number of points in the sweep. In addition, the device allows the user to program the peak-to-peak value of the output sinusoidal signal as an excitation to the external unknown impedance connected between the VOUT and VIN pins.

Table 5 gives the four possible output peak-to-peak voltages and the corresponding dc bias levels for each range for 3.3 V. These values are ratiometric with VDD. So for a 5 V supply

Output Excitation Voltage for Range 
$$1 = 1.98 \times \frac{5.0}{3.3} = 3 \text{ V p} - \text{p}$$

Output DC Bias Voltage for Range 
$$1 = 1.48 \times \frac{5.0}{3.3} = 2.24 \text{ V p} - \text{p}$$

Table 5. Voltage Levels Respective Bias Levels for 3.3 V

Range	Output Excitation Voltage Amplitude	Output DC Bias Level
1	1.98 V p-p	1.48 V
2	0.97 V p-p	0.76 V
3	383 mV p-p	0.31 V
4	198 mV p-p	0.173 V

The excitation signal for the transmit stage is provided on-chip using DDS techniques that permit subhertz resolution. The receive stage receives the input signal current from the unknown impedance, performs signal processing, and digitizes the result. The clock for the DDS is generated from either an external reference clock, which is provided by the user at MCLK, or by the internal oscillator. The clock for the DDS is determined by the status of Bit D3 in the control register (see Register Address 0x81 in the Register Map section).

#### TRANSMIT STAGE

As shown in Figure 19, the transmit stage of the AD5933 is made up of a 27-bit phase accumulator DDS core that provides the output excitation signal at a particular frequency. The input to the phase accumulator is taken from the contents of the start frequency register (see Register Address 0x82, Register Address 0x83, and Register Address 0x84). Although the phase accumulator offers 27 bits of resolution, the start frequency register has the three most significant bits (MSBs) set to 0 internally; therefore, the user has the ability to program only the lower 24 bits of the start frequency register.




Figure 19. Transmit Stage

The AD5933 offers a frequency resolution programmable by the user down to 0.1 Hz. The frequency resolution is programmed via a 24-bit word loaded serially over the I<sup>2</sup>C interface to the frequency increment register.

The frequency sweep is fully described by the programming of three parameters: the start frequency, the frequency increment, and the number of increments.

#### **Start Frequency**

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x82, Register Address 0x83, and Register Address 0x84 (see the Register Map section). The required code loaded to the start frequency register is the result of the formula shown in Equation 1, based on the master clock frequency and the required start frequency output from the DDS.

Start Frequency Code =

$$\left(\frac{Required\ Output\ Start\ Frequency}{\left(\frac{MCLK}{4}\right)}\right) \times 2^{27} \tag{1}$$

For example, if the user requires the sweep to begin at 30 kHz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

Start Frequency Code = 
$$\left(\frac{30 \text{ kHz}}{\left(\frac{16 \text{ MHz}}{4}\right)}\right) \times 2^{27} \equiv 0 \times 0 \text{F5C28}$$

The user programs the value of 0x0F to Register Address 0x82, the value of 0x5C to Register Address 0x83, and the value of 0x28 to Register Address 0x84.

#### Frequency Increment

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x85, Register Address 0x86, and Register Address 0x87 (see the Register Map). The required code loaded to the frequency increment register is the result of the formula shown in Equation 2, based on the master clock frequency and the required increment frequency output from the DDS.

Frequency Increment Code =

$$\left(\frac{\text{Re quired Frequency Increment}}{\left(\frac{MCLK}{4}\right)}\right) \times 2^{27}$$
(2)

For example, if the user requires the sweep to have a resolution of 10 Hz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

Frequency Increment Code = 
$$\left(\frac{10 \text{ Hz}}{\left(\frac{16 \text{ MHz}}{4}\right)}\right) = 0 \times 00014 \text{F}$$

The user programs the value of 0x00 to Register Address 0x85, the value of 0x01 to Register Address 0x86, and the value of 0x4F to Register Address 0x87.

#### Number of Increments

This is a 9-bit word that represents the number of frequency points in the sweep. The number is programmed to the on-board RAM at Register Address 0x88 and Register Address 0x89 (see the Register Map section). The maximum number of points that can be programmed is 511.

For example, if the sweep needs 150 points, the user programs the value of 0x00 to Register Address 0x88 and the value of 0x96 to Register Address 0x89.

Once the three parameter values have been programmed, the sweep is initiated by issuing a start frequency sweep command to the control register at Register Address 0x80 and Register Address 0x81 (see the Register Map section). Bit D2 in the status register (Register Address 0x8F) indicates the completion of the frequency measurement for each sweep point. Incrementing to the next frequency sweep point is under the control of the user. The measured result is stored in the two register groups that follow: 0x94, 0x95 (real data) and 0x96, 0x97 (imaginary data) that should be read before issuing an increment frequency command to the control register to move to the next sweep point. There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings. When the frequency sweep has completed all frequency points, Bit D3 in the status register is set, indicating completion of the sweep. Once this bit is set, further increments are disabled.

#### FREQUENCY SWEEP COMMAND SEQUENCE

The following sequence must be followed to implement a frequency sweep:


- Enter standby mode. Prior to issuing a start frequency sweep command, the device must be placed in a standby mode by issuing an enter standby mode command to the control register (Register Address 0x80 and Register Address 0x81). In this mode, the VOUT and VIN pins are connected internally to ground so there is no dc bias across the external impedance or between the impedance and ground.
- 2. Enter initialize mode. In general, high Q complex circuits require a long time to reach steady state. To facilitate the measurement of such impedances, this mode allows the user full control of the settling time requirement before entering start frequency sweep mode where the impedance measurement takes place.
  - An initialize with a start frequency command to the control register enters initialize mode. In this mode the impedance is excited with the programmed start frequency, but no measurement takes place. The user times out the required settling time before issuing a start frequency sweep command to the control register to enter the start frequency sweep mode.
- 3. Enter start frequency sweep mode. The user enters this mode by issuing a start frequency sweep command to the control register. In this mode, the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user can program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before beginning the measurement at each frequency point (see Figure 28).

The DDS output signal is passed through a programmable gain stage to generate the four ranges of peak-to-peak output excitation signals listed in Table 5. The peak-to-peak output excitation voltage is selected by setting Bit D10 and Bit D9 in the control register (see the Control Register (Register Address 0X80, Register Address 0X81) section) and is made available at the VOUT pin.

#### **RECEIVE STAGE**

The receive stage comprises a current-to-voltage amplifier, followed by a programmable gain amplifier (PGA), antialiasing filter, and ADC. The receive stage schematic is shown in Figure 20. The unknown impedance is connected between the VOUT and VIN pins. The first stage current-to-voltage amplifier configuration means that a voltage present at the VIN pin is a virtual ground with a dc value set at VDD/2. The signal current that is developed across the unknown impedance flows into the VIN pin and develops a voltage signal at the output of the current-to-voltage converter. The gain of the current-to voltage amplifier is determined by a user-selectable feedback resistor connected between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user to choose a feedback resistance value that, in conjunction with the selected gain of the PGA stage, maintains the signal within the linear range of the ADC (0 V to VDD).

The PGA allows the user to gain the output of the current-to-voltage amplifier by a factor of 5 or 1, depending upon the status of Bit D8 in the control register (see the Register Map section, Register Address 0x80). The signal is then low-pass filtered and presented to the input of the 12-bit, 1 MSPS ADC.



The digital data from the ADC is passed directly to the DSP core of the AD5933, which performs a DFT on the sampled data.

#### **DFT OPERATION**

A DFT is calculated for each frequency point in the sweep. The AD5933 DFT algorithm is represented by

$$X(f) = \sum_{n=0}^{1023} (x(n)(\cos(n) - j\sin(n)))$$

where

X(f) is the power in the signal at the Frequency Point f. x(n) is the ADC output.

cos(n) and sin(n) are the sampled test vectors provided by the DDS core at the Frequency Point f.

The multiplication is accumulated over 1024 samples for each frequency point. The result is stored in two, 16-bit registers representing the real and imaginary components of the result. The data is stored in twos complement format.

#### **SYSTEM CLOCK**

The system clock for the AD5933 can be provided in one of two ways. The user can provide a highly accurate and stable system clock at the external clock pin (MCLK). Alternatively, the AD5933 provides an internal clock with a typical frequency of 16.776 MHz by means of an on-chip oscillator.

The user can select the preferred system clock by programming Bit D3 in the control register (Register Address 0x81, see Table 11). The default clock option on power-up is selected to be the internal oscillator.

The frequency distribution of the internal clock with temperature can be seen in Figure 14, Figure 15, and Figure 16.

#### **TEMPERATURE SENSOR**

The temperature sensor is a 13-bit digital temperature sensor with a 14<sup>th</sup> bit that acts as a sign bit. The on-chip temperature sensor allows an accurate measurement of the ambient device temperature to be made.

The measurement range of the sensor is  $-40^{\circ}$ C to  $+125^{\circ}$ C. At  $+150^{\circ}$ C, the structural integrity of the device starts to deteriorate when operated at voltage and temperature maximum specifications. The accuracy within the measurement range is  $\pm 2^{\circ}$ C.

#### **TEMPERATURE CONVERSION DETAILS**

The conversion clock for the part is internally generated; no external clock is required except when reading from and writing to the serial port. In normal mode, an internal clock oscillator runs an automatic conversion sequence.

The temperature sensor block defaults to a power-down state. To perform a measurement, a measure temperature command is issued by the user to the control register (Register Address 0x80 and Register Address 0x81). After the temperature operation is complete (typically 800 µs later), the block automatically powers down until the next temperature command is issued.

The user can poll the status register (Register Address 0x8F) to see if a valid temperature conversion has taken place, indicating that valid temperature data is available to read at Register Address 0x92 and Register Address 0x93 (see the Register Map section).

#### **TEMPERATURE VALUE REGISTER**

The temperature value register is a 16-bit, read-only register that stores the temperature reading from the ADC in 14-bit, twos complement format. The two MSB bits are don't cares. D13 is the sign bit. The internal temperature sensor is guaranteed to a low value limit of  $-40^{\circ}$ C and a high value limit of  $+150^{\circ}$ C. The digital output stored in Register Address 0x92 and Register Address 0x93 for the various temperatures is outlined in Table 6. The temperature sensor transfer characteristic is shown in Figure 21.

**Table 6. Temperature Data Format** 

Temperature	Digital Output D13D0
-40°C	11, 1011, 0000, 0000
−30°C	11, 1100, 0100, 0000
−25°C	11, 1100, 1110, 0000
−10°C	11, 1110, 1100, 0000
−0.03125°C	11, 1111, 1111, 1111
0°C	00, 0000, 0000, 0000
+0.03125°C	00, 0000, 0000, 0001
+10°C	00, 0001, 0100, 0000
+25°C	00, 0011, 0010, 0000
+50°C	00, 0110, 0100, 0000
+75°C	00, 1001, 0110, 0000
+100°C	00, 1100, 1000, 0000
+125°C	00, 1111, 1010, 0000
+150°C	01, 0010, 1100, 0000

#### **TEMPERATURE CONVERSION FORMULA**

Positive Temperature = ADC Code (D)/32

Negative Temperature =  $(ADC\ Code\ (D) - 16384)/32$ 

where *ADC Code* uses all 14 bits of the data byte, including the sign bit.

Negative Temperature = (ADC Code (D) - 8192)/32

where *ADC Code* (*D*) is D13, the sign bit, and is removed from the ADC code.)




Figure 21. Temperature Sensor Transfer Function

### IMPEDANCE CALCULATION

#### **MAGNITUDE CALCULATION**

The first step in impedance calculation for each frequency point is to calculate the magnitude of the DFT at that point.

The DFT magnitude is given by

$$Magnitude = \sqrt{R^2 + I^2}$$

where:

*R* is the real number stored at Register Address 0x94 and Register Address 0x95.

*I* is the imaginary number stored at Register Address 0x96 and Register Address 0x97.

For example, assume the results in the real data and imaginary data registers are as follows at a frequency point:

Real data register = 0x038B = 907 decimal

Imaginary data register = 0x0204 = 516 decimal

$$Magnitude = \sqrt{(907^2 + 516^2)} = 1043.506$$

To convert this number into impedance, it must be multiplied by

a scaling factor called the gain factor. The gain factor is calculated during the calibration of the system with a known impedance connected between the VOUT and VIN pins.

Once the gain factor has been calculated, it can be used in the calculation of any unknown impedance between the VOUT and VIN pins.

#### **GAIN FACTOR CALCULATION**

An example of a gain factor calculation follows, with the following assumptions:

Output excitation voltage = 2 V p-p

Calibration impedance value,  $Z_{CALIBRATION} = 200 \text{ k}\Omega$ 

PGA Gain =  $\times 1$ 

Current-to-voltage amplifier gain resistor = 200 k $\Omega$ 

Calibration frequency = 30 kHz

Then typical contents of the real data and imaginary data registers after a frequency point conversion are:

Real data register = 0xF064 = -3996 decimal

Imaginary data register = 0x227E = +8830 decimal

Magnitude = 
$$\sqrt{(-3996)^2 + (8830)^2} = 9692.106$$

$$Gain \ Factor = \left(\frac{Admittance}{Code}\right) = \frac{\left(\frac{1}{Impedance}\right)}{Magnitude}$$

Gain Factor = 
$$\left(\frac{1}{200 \text{ k}\Omega}\right)$$
 = 515.819 × 10<sup>-12</sup>

#### IMPEDANCE CALCULATION USING GAIN FACTOR

The next example illustrates how the calculated gain factor derived previously is used to measure an unknown impedance. For this example, assume that the unknown impedance =  $510 \, \mathrm{kO}$ 

After measuring the unknown impedance at a frequency of 30 kHz, assume that the real data and imaginary data registers contain the following data:

Real data register = 0xFA3F = -1473 decimal

Imaginary data register = 0x0DB3 = +3507 decimal

Magnitude = 
$$\sqrt{((-1473)^2 + (3507)^2)}$$
 = 3802.863

Then the measured impedance at the frequency point is given by

$$Impedance = \frac{1}{Gain Factor \times Magnitude}$$
$$= \frac{1}{515.819273 \times 10^{-12} \times 3802.863} \Omega = 509.791 \text{ k} \Omega$$

#### **GAIN FACTOR VARIATION WITH FREQUENCY**

Because the AD5933 has a finite frequency response, the gain factor also shows a variation with frequency. This variation in gain factor results in an error in the impedance calculation over a frequency range. Figure 22 shows an impedance profile based on a single-point gain factor calculation. To minimize this error, the frequency sweep should be limited to as small a frequency range as possible.




Figure 22. Impedance Profile Using a Single-Point Gain Factor Calculation

#### TWO-POINT CALIBRATION

Alternatively, it is possible to minimize this error by assuming that the frequency variation is linear and adjusting the gain factor with a two-point calibration. Figure 23 shows an impedance profile based on a two-point gain factor calculation.




Figure 23. Impedance Profile Using a Two-Point Gain Factor Calculation

#### TWO-POINT GAIN FACTOR CALCULATION

This is an example of a two-point gain factor calculation assuming the following:

Output excitation voltage = 2 V (p-p)

Calibration impedance value,  $Z_{UNKNOWN} = 100.0 \text{ k}\Omega$ 

PGA gain =  $\times 1$ 

Supply voltage = 3.3 V

Current-to-voltage amplifier gain resistor =  $100 \text{ k}\Omega$ 

Calibration frequencies = 55 kHz and 65 kHz

Typical values of the gain factor calculated at the two calibration frequencies read

Gain factor calculated at 55 kHz is 1.031224E-09

Gain factor calculated at 65 kHz is 1.035682E-09

Difference in gain factor ( $\Delta$ GF) is 1.035682E-09 – 1.031224E-09 = 4.458000E-12

Frequency span of sweep  $(\Delta F) = 10 \text{ kHz}$ 

Therefore, the gain factor required at 60 kHz is given by

$$\left(\frac{4.458000E-12}{10 \text{ kHz}} \times 5 \text{ kHz}\right) + 1.031224 \times 10^{-9}$$

The required gain factor is 1.033453E-9.

The impedance is calculated as previously described.

#### **GAIN FACTOR SETUP CONFIGURATION**

When calculating the gain factor, it is important that the receive stage operate in its linear region. This requires careful selection of the excitation signal range, current-to-voltage gain resistor, and PGA gain.




Figure 24. System Voltage Gain

The gain through the system shown in Figure 24 is given by Ouput Excitation Voltage Range ×

$$\frac{Gain \ Setting \ Re \ sistor}{Z_{UNKNOWN}} \times PGA \ Gain$$

For this example, assume the following system settings:

$$VDD = 3.3 V$$

Gain setting resistor =  $200 \text{ k}\Omega$ 

 $Z_{UNKNOWN} = 200 \text{ k}\Omega$ 

PGA setting =  $\times 1$ 

The peak-to-peak voltage presented to the ADC input is 2 V p-p. However, if a PGA gain of ×5 was chose, the voltage would saturate the ADC.

#### **GAIN FACTOR RECALCULATION**

The gain factor must be recalculated for a change in any of the following parameters:

- Current-to-voltage gain setting resistor
- Output excitation voltage
- PGA gain

#### **GAIN FACTOR TEMPERATURE VARIATION**

The typical impedance error variation with temperature is in the order of 30 ppm/°C. Figure 25 shows an impedance profile with a variation in temperature for 100 k $\Omega$  impedance using a two-point gain factor calibration.




Figure 25. Impedance Profile Variation with Temperature Using a Two-Point Gain Factor Calibration

#### **IMPEDANCE ERROR**

It is important when reading the following section to note that the output impedance associated with the excitation voltages was actually measured and then calibrated out for each impedance error measurement. This was done using a Keithley current source/sink and measuring the voltage.

 $R_{\rm OUT}$  (for example ,200  $\Omega$  specified for a 1.98 V p-p in the specification table) is only a typical specification and can vary from part to part. This method may not be achievable for large volume applications and in such cases, it is advised to use an extra low impedance output amplifier, as shown in Figure 4, to improve accuracy.

Please refer to CN-0217 for impedance accuracy examples on the AD5933 product web-page.

#### **MEASURING THE PHASE ACROSS AN IMPEDANCE**

The AD5933 returns a complex output code made up of separate real and imaginary components. The real component is stored at Register Address 0x94 and Register Address 0x95 and the imaginary component is stored at Register Address 0x96 and Register Address 0x97 after each sweep measurement. These correspond to the real and imaginary components of the DFT and not the resistive and reactive components of the impedance under test.

For example, it is a very common misconception to assume that if a user is analyzing a series RC circuit, the real value stored in Register Address 0x94 and Register Address 0x95 and the imaginary value stored at Register Address 0x96 and Register Address 0x97 correspond to the resistance and capacitive reactance, respectfully. However, this is incorrect because the magnitude of the impedance (|Z|) can be calculated

by calculating the magnitude of the real and imaginary components of the DFT given by the following formula:

$$Magnitude = \sqrt{R^2 + I^2}$$

After each measurement, multiply it by the calibration term and invert the product. The magnitude of the impedance is, therefore, given by the following formula:

$$Impedance = \frac{1}{Gain\ Factor \times Magnitude}$$

Where gain factor is given by

$$Gain Factor = \left(\frac{Admittance}{Code}\right) = \frac{\left(\frac{1}{Impedance}\right)}{Magnitude}$$

The user must calibrate the AD5933 system for a known impedance range to determine the gain factor before any valid measurement can take place. Therefore, the user must know the impedance limits of the complex impedance ( $Z_{\text{UNKNOWN}}$ ) for the sweep frequency range of interest. The gain factor is determined by placing a known impedance between the input/output of the AD5933 and measuring the resulting magnitude of the code. The AD5933 system gain settings need to be chosen to place the excitation signal in the linear region of the on-board ADC.

Because the AD5933 returns a complex output code made up of real and imaginary components, the user can also calculate the phase of the response signal through the AD5933 signal path. The phase is given by the following formula:

$$Phase(rads) = tan^{-1}(I/R)$$
(3)

The phase measured by Equation 3 accounts for the phase shift introduced to the DDS output signal as it passes through the internal amplifiers on the transmit and receive side of the AD5933 along with the low-pass filter and also the impedance connected between the VOUT and VIN pins of the AD5933.

The parameters of interest for many users are the magnitude of the impedance ( $|Z_{UNKNOWN}|$ ) and the impedance phase ( $Z\emptyset$ ). The measurement of the impedance phase ( $Z\emptyset$ ) is a two step process.

The first step involves calculating the AD5933 system phase. The AD5933 system phase can be calculated by placing a resistor across the VOUT and VIN pins of the AD5933 and calculating the phase (using Equation 3) after each measurement point in the sweep. By placing a resistor across the VOUT and VIN pins, there is no additional phase lead or lag introduced to the AD5933 signal path and the resulting phase is due entirely to the internal poles of the AD5933, that is, the system phase.

Once the system phase has been calibrated using a resistor, the second step involves calculating the phase of any unknown impedance by inserting the unknown impedance between the VIN and VOUT terminals of the AD5933 and recalculating the

new phase (including the phase due to the impedance) using the same formula. The phase of the unknown impedance ( $Z\emptyset$ ) is given by the following formula:

$$Z\emptyset = (\Phi unknown - \nabla system)$$

where:

 $\nabla$  *system* is the phase of the system with a calibration resistor connected between VIN and VOUT.

 $\Phi$  *unknown* is the phase of the system with the unknown impedance connected between VIN and VOUT.

 $Z\emptyset$  is the phase due to the impedance, that is, the impedance phase.

Note that it is possible to calculate the gain factor and to calibrate the system phase using the same real and imaginary component values when a resistor is connected between the VOUT and VIN pins of the AD5933, for example, measuring the impedance phase (ZØ) of a capacitor.

The excitation signal current leads the excitation signal voltage across a capacitor by -90 degrees. Therefore, an approximate -90 degree phase difference exists between the system phase responses measured with a resistor and that of the system phase responses measured with a capacitive impedance.

As previously outlined, if the user would like to determine the phase angle of capacitive impedance ( $Z\emptyset$ ), the user first has to determine the system phase response ( $\nabla$ system) and subtract this from the phase calculated with the capacitor connected between VOUT and VIN ( $\Phi$ unknown).

A plot showing the AD5933 system phase response calculated using a 220 k $\Omega$  calibration resistor (R<sub>FB</sub> = 220 k $\Omega$ , PGA = ×1) and the repeated phase measurement with a 10 pF capacitive impedance is shown in Figure 26.

One important point to note about the phase formula used to plot Figure 26 is that it uses the arctangent function that returns a phase angle in radians and, therefore, it is necessary to convert from radians to degrees.




Figure 26. System Phase Response vs. Capacitive Phase

The phase difference (that is,  $Z\emptyset$ ) between the phase response of a capacitor and the system phase response using a resistor is the impedance phase of the capacitor,  $Z\emptyset$  (see Figure 27).




Figure 27. Phase Response of a Capacitor

Also when using the real and imaginary values to interpret the phase at each measurement point, take care when using the arctangent formula. The arctangent function returns the correct standard phase angle only when the sign of the real and imaginary values are positive, that is, when the coordinates lie

in the first quadrant. The standard angle is the angle taken counterclockwise from the positive real x-axis. If the sign of the real component is positive and the sign of the imaginary component is negative, that is, the data lies in the second quadrant, then the arctangent formula returns a negative angle and it is necessary to add a further 180 degrees to calculate the correct standard angle. Likewise, when the real and imaginary components are both negative, that is, when the coordinates lie in the third quadrant, then the arctangent formula returns a positive angle and it is necessary to add 180 degrees from the angle to return the correct standard phase. Finally, when the real component is positive and the imaginary component is negative, that is, the data lies in the fourth quadrant, then the arctangent formula returns a negative angle. It is necessary to add 360 degrees to the angle to calculate the correct phase angle.

Therefore, the correct standard phase angle is dependent upon the sign of the real and imaginary component and is summarized in Table 7.

Once the magnitude of the impedance (|Z|) and the impedance phase angle ( $Z\emptyset$ , in radians) are correctly calculated, it is possible to determine the magnitude of the real (resistive) and imaginary (reactive) component of the impedance ( $Z_{\text{UNKNOWN}}$ ) by the vector projection of the impedance magnitude onto the real and imaginary impedance axis using the following formulas:

The real component is given by

$$|Z_{REAL}| = |Z| \times \cos(Z\emptyset)$$


The imaginary component is given by

$$|Z_{IMAG}| = |Z| \times \sin(Z\emptyset)$$

Table 7. Phase Angle

Real	Imaginary	Quadrant	Phase Angle
Positive	Positive	First	$\tan^{-1}(I/R) \times \frac{180^{\circ}}{\pi}$
Negative	Positive	Second	$180^{\circ} + \left(\tan^{-1}(I/R) \times \frac{180^{\circ}}{\pi}\right)$
Negative	Negative	Third	$180^{\circ} + \left(\tan^{-1}(I/R) \times \frac{180^{\circ}}{\pi}\right)$
Positive	Negative	Fourth	$360^{\circ} + \left(\tan^{-1}(I/R) \times \frac{180^{\circ}}{\pi}\right)$

# PERFORMING A FREQUENCY SWEEP



## **REGISTER MAP**

#### Table 8.

Register	Name	Register Data	Function
0x80	Control	D15 to D8	Read/write
0x81		D7 to D0	Read/write
0x82	Start frequency	D23 to D16	Read/write
0x83		D15 to D8	Read/write
0x84		D7 to D0	Read/write
0x85	Frequency increment	D23 to D16	Read/write
0x86		D15 to D8	Read/write
0x87		D7 to D0	Read/write
0x88	Number of increments	D15 to D8	Read/write
0x89		D7 to D0	Read/write
0x8A	Number of settling time cycles	D15 to D8	Read/write
0x8B		D7 to D0	Read/write
0x8F	Status	D7 to D0	Read only
0x92	Temperature data	D15 to D8	Read only
0x93		D7 to D0	Read only
0x94	Real data	D15 to D8	Read only
0x95		D7 to D0	Read only
0x96	Imaginary data	D15 to D8	Read only
0x97		D7 to D0	Read only

# CONTROL REGISTER (REGISTER ADDRESS 0x80, REGISTER ADDRESS 0x81)

The AD5933 has a 16-bit control register (Register Address 0x80 and Register Address 0x81) that sets the AD5933 control modes. The default value of the control register upon reset is as follows: D15 to D0 reset to 0xA000 upon power-up.

The four MSBs of the control register are decoded to provide control functions, such as performing a frequency sweep, powering down the part, and controlling various other functions defined in the control register map.

The user may choose to write only to Register Address 0x80 and not to alter the contents of Register Address 0x81. Note that the control register should not be written to as part of a block write command. The control register also allows the user to program the excitation voltage and set the system clock. A reset command to the control register does not reset any programmed values associated with the sweep (that is, start frequency, number of increments, frequency increment). After a reset command, an initialize with start frequency command must be issued to the control register to restart the frequency sweep sequence (see Figure 28).

Table 9. Control Register Map (D15 to D12)

-	D15	D14	D13	D12	Function
-	0	0	0	0	No operation
	0	0	0	1	Initialize with start frequency
	0	0	1	0	Start frequency sweep
	0	0	1	1	Increment frequency
	0	1	0	0	Repeat frequency
	1	0	0	0	No operation
	1	0	0	1	Measure temperature
	1	0	1	0	Power-down mode
	1	0	1	1	Standby mode
	1	1	0	0	No operation
	1	1	0	1	No operation

Table 10. Control Register Map (D10 to D9)

	201 0012		r (Broto B)						
D10	D9	Range No.	Output Voltage Range						
0	0	1	2.0 V p-p typical						
0	1	4	200 mV p-p typical						
1	0	3	400 mV p-p typical						
1	1	2	1.0 V p-p typical						

Table 11. Control Register Map (D11, D8 to D0)

Bits	Description
D11	No operation
D8	PGA gain; $0 = \times 5$ , $1 = \times 1$
D7	Reserved; set to 0
D6	Reserved; set to 0
D5	Reserved; set to 0
D4	Reset
D3	External system clock; set to 1
	Internal system clock; set to 0
D2	Reserved; set to 0
D1	Reserved; set to 0
D0	Reserved; set to 0

#### **Control Register Decode**

#### **Initialize with Start Frequency**

This command enables the DDS to output the programmed start frequency for an indefinite time. It is used to excite the unknown impedance initially. When the output unknown impedance has settled after a time determined by the user, the user must initiate a start frequency sweep command to begin the frequency sweep.

#### **Start Frequency Sweep**

In this mode the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user has the ability to program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before the commencement of the measurement at each frequency point (see Figure 28).

#### **Increment Frequency**

The increment frequency command is used to step to the next frequency point in the sweep. This usually happens after data from the previous step has been transferred and verified by the DSP. When the AD5933 receives this command, it waits for the programmed number of settling time cycles before beginning the ADC conversion process.

#### Repeat Frequency

The AD5933 has the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings.

#### **Measure Temperature**

The measure temperature command initiates a temperature reading from the part. The part does not need to be in power-up mode to perform a temperature reading. The block powers itself up, takes the reading, and then powers down again. The temperature reading is stored in a 14-bit, twos complement format at Register Address 0x92 and Register Address 0x93.

#### Power-Down Mode

The default state on power-up of the AD5933 is power-down mode. The control register contains the code 1010,0000,0000,0000 (0xA000). In this mode, both the VOUT and VIN pins are connected internally to GND.

#### **Standby Mode**

This mode powers up the part for general operation; in standby mode the VIN and VOUT pins are internally connected to ground.

#### **Output Voltage Range**

The output voltage range allows the user to program the excitation voltage range at VOUT.

#### **PGA Gain**

The PGA gain allows the user to amplify the response signal into the ADC by a multiplication factor of  $\times 5$  or  $\times 1$ .

#### Reset

A reset command allows the user to interrupt a sweep. The start frequency, number of increments, and frequency increment register contents are not overwritten. An initialize with start frequency command is required to restart the frequency sweep command sequence.

# START FREQUENCY REGISTER (REGISTER ADDRESS 0x82, REGISTER ADDRESS 0x83, REGISTER ADDRESS 0x84)

The default value of the start frequency register upon reset is as follows: D23 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

The start frequency register contains the 24-bit digital representation of the frequency from where the subsequent frequency sweep is initiated. For example, if the user requires the sweep to start from frequency 30 kHz (using a 16.0 MHz clock), then the user programs the value of 0x0F to Register Address 0x82, the value of 0x5C to Register Address 0x83, and the value of 0x28 to Register Address 0x84. This ensures the output frequency starts at 30 kHz.

The code to be programmed to the start frequency register is

Start Frequency Code = 
$$\left( \frac{30 \text{ kHz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \times 2^{27} \equiv 0 \times 0 \text{F5C28}$$

# FREQUENCY INCREMENT REGISTER (REGISTER ADDRESS 0x85, REGISTER ADDRESS 0x86, REGISTER ADDRESS 0x87)

The default value upon reset is as follows: D23 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

The frequency increment register contains a 24-bit representation of the frequency increment between consecutive frequency points along the sweep. For example, if the user requires an increment step of 10 Hz using a 16.0 MHz clock, the user should program the value of 0x00 to Register Address 0x85, the value of 0x01 to Register Address 0x86m, and the value of 0x4F to Register Address 0x87.

The formula for calculating the increment frequency is given by

Frequency Increment Code = 
$$\left( \frac{10 \text{ Hz}}{\left( \frac{16 \text{ MHz}}{4} \right)} \right) \times 2^{27} \equiv 0 \times 00014 \text{ F}$$

The user programs the value 0x00 to Register Address 0x85, the value 0x01 to Register Address 0x86, and the value 0x4F to Register Address 0x87.

# NUMBER OF INCREMENTS REGISTER (REGISTER ADDRESS 0x88, REGISTER ADDRESS 0x89)

The default value upon reset is as follows: D8 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset.

Table 12. Number of Increments Register

Reg	Bits	Description	Function	Format		
0x88	D15 to D9	Don't care	Read or write	Integer number stored in binary		
	D8	Number of increments	Read or write	format		
0x89	D7 to D0	Number of increments	Read or write	Integer number stored in binary format		

This register determines the number of frequency points in the frequency sweep. The number of points is represented by a 9-bit word, D8 to D0. D15 to D9 are don't care bits. This register, in conjunction with the start frequency register and the increment frequency register, determines the frequency sweep range for the sweep operation. The maximum number of increments that can be programmed is 511.

#### NUMBER OF SETTLING TIME CYCLES REGISTER (REGISTER ADDRESS 0x8A, REGISTER ADDRESS 0x8B)

The default value upon reset is as follows: D10 to D0 are not reset on power-up. After a reset command, the contents of this register are not reset (see Table 13).

This register determines the number of output excitation cycles that are allowed to pass through the unknown impedance, after receipt of a start frequency sweep, increment frequency, or repeat frequency command, before the ADC is triggered to perform a conversion of the response signal. The number of settling time cycles register value determines the delay between a start frequency sweep/increment frequency /repeat frequency command and the time an ADC conversion commences. The number of cycles is represented by a 9-bit word, D8 to D0. The value programmed into the number of settling time cycles register can be increased by a factor of 2 or 4 depending upon the status of bits D10 to D9. The five most significant bits, D15 to D11, are don't care bits. The maximum number of output cycles that can be programmed is  $511 \times 4 = 2044$  cycles. For example, consider an excitation signal of 30 kHz. The maximum delay between the programming of this frequency and the time that this signal is first sampled by the ADC is ≈  $511 \times 4 \times 33.33 \,\mu s = 68.126 \,ms$ . The ADC takes 1024 samples, and the result is stored as real data and imaginary data in Register Address 0x94 to Register Address 0x97. The conversion process takes approximately 1 ms using a 16.777 MHz clock.

Table 13. Number	r of Settling	Times Cycl	les Register
------------------	---------------	------------	--------------

Register	Bits	Descrip	otion		Function	Format				
0x8A	D15 to D11	Don't ca	are		Read or write	Integer number stored in				
	D10 to D9	2-bit de	code			binary format				
		D10	D9	Description						
		0	0	Default						
		0	1	No. of cycles $\times$ 2						
		1	0	Reserved						
		1	1	No. of cycles $\times$ 4						
	D8	MSB nu	mber of se	ettling time cycles						
0x8B	D7 to D0	Numbe	r of settlin	g time cycles	Read or write					

#### **STATUS REGISTER (REGISTER ADDRESS 0x8F)**

The status register is used to confirm that particular measurement tests have been successfully completed. Each of the bits from D7 to D0 indicates the status of a specific functionality of the AD5933.

Bit D0 and Bit D4 to Bit D7 are treated as don't care bits These bits do not indicate the status of any measurement.

The status of Bit D1 indicates the status of a frequency point impedance measurement. This bit is set when the AD5933 has completed the current frequency point impedance measurement. This bit indicates that there is valid real data and imaginary data in Register Address 0x94 to Register Address 0x97. This bit is reset on receipt of a start frequency sweep, increment frequency, repeat frequency, or reset command. This bit is also reset on power-up.

The status of Bit D2 indicates the status of the programmed frequency sweep. This bit is set when all programmed increments to the number of increments register are complete. This bit is reset on power-up and on receipt of a reset command.

Table 14. Status Register (Register Address 0x8F)

Control Word	Function
0000 0001	Valid temperature measurement
0000 0010	Valid real/imaginary data
0000 0100	Frequency sweep complete
0000 1000	Reserved
0001 0000	Reserved
0010 0000	Reserved
0100 0000	Reserved
1000 0000	Reserved

#### **Valid Temperature Measurement**

The valid temperature measurement control word is set when a valid temperature conversion is complete indicating that valid temperature data is available for reading at Register Address 0x92 and Register Address 0x93. It is reset when a temperature measurement takes place as a result of a measure temperature command having been issued to the control register (Register Address 0x80 and Register Address 0x81) by the user.

#### Valid Real/Imaginary Data

D1 is set when data processing for the current frequency point is finished, indicating real/imaginary data available for reading. D1 is reset when a start frequency sweep/increment frequency/ repeat frequency DDS start/increment/repeat command is issued. D1 is reset to 0 when a reset command is issued to the control register.

#### Frequency Sweep Complete

D2 is set when data processing for the last frequency point in the sweep is complete. This bit is reset when a start frequency sweep command is issued to the control register. This bit is also reset when a reset command is issued to the control register.

# TEMPERATURE DATA REGISTER (16 BITS—REGISTER ADDRESS 0x92, REGISTER ADDRESS 0x93)

These registers contain a digital representation of the temperature of the AD5933. The values are stored in 16-bit, twos complement format. Bit D15 and Bit D14 are don't care bits. Bit 13 is the sign bit. To convert this number to an actual temperature, refer to the Temperature Conversion Formula section.

#### REAL AND IMAGINARY DATA REGISTERS (16 BITS—REGISTER ADDRESS 0x94, REGISTER ADDRESS 0x95, REGISTER ADDRESS 0x96, REGISTER ADDRESS 0x97)

The default value upon reset is as follows: these registers are not reset on power-up or on receipt of a reset command. Note that the data in these registers is valid only if Bit D1 in the status register is set, indicating that the processing at the current frequency point is complete.

These registers contain a digital representation of the real and imaginary components of the impedance measured for the current frequency point. The values are stored in 16-bit, twos complement format. To convert this number to an actual impedance value, the magnitude— $\sqrt{(\text{Real}^2 + \text{Imaginary}^2)}$ —must be multiplied by an admittance/code number (called a gain factor) to give the admittance, and the result inverted to give impedance. The gain factor varies for each ac excitation voltage/gain combination.

### SERIAL BUS INTERFACE

Control of the AD5933 is carried out via the  $I^2C$ -compliant serial interface protocol. The AD5933 is connected to this bus as a slave device under the control of a master device. The AD5933 has a 7-bit serial bus slave address. When the device is powered up, it has a default serial bus address, 0001101 (0x0D).

#### **GENERAL I<sup>2</sup>C TIMING**

Figure 29 shows the timing diagram for general read and write operations using the I<sup>2</sup>C-compliant interface.

The master initiates data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line (SDA), while the serial clock line (SCL) remains high. This indicates that a data stream follows. The slave responds to the start condition and shifts in the next 8 bits, consisting of a 7-bit slave address (MSB first) plus an R/W bit that determines the direction of the data transfer—that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The slave responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is 0, then the master writes to the slave device. If the R/W bit is 1, the master reads from the slave device.

Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an acknowledge bit, which can be from the master or slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-tohigh transition when the clock is high may be interpreted as a stop signal. If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It may be an instruction telling the slave device to expect a block write, or it may be a register address that tells the slave where subsequent data is to be written. Because data can flow in only one direction as defined by the R/W bit, it is not possible to send a command to a slave device during a read operation. Before performing a read operation, it is sometimes necessary to perform a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.

When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the  $10^{th}$  clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the low period before the  $10^{th}$  clock pulse, then high during the  $10^{th}$  clock pulse to assert a stop condition.




Figure 29. Timing Diagram

#### WRITING/READING TO THE AD5933

The interface specification defines several different protocols for different types of read and write operations. This section describes the protocols used in the AD5933. The figures in this section use the abbreviations shown in Table 15.

Table 15. I<sup>2</sup>C Abbreviation Table

Abbreviation	Condition
S	Start
Р	Stop
R	Read
W	Write
Α	Acknowledge
Ā	No acknowledge write byte/command byte

#### **User Command Codes**

The command codes in Table 16 are used for reading/writing to the interface. They are further explained in this section, but are grouped here for easy reference.

**Table 16. Command Codes** 

Command Code	Code Name	Code Description
1010 0000	Block write	This command is used when writing multiple bytes to the RAM; see the Block Write section.
1010 0001	Block read	This command is used when reading multiple bytes from RAM/memory; see the Block Read section.
1011 0000	Address pointer	This command enables the user to set the address pointer to any location in the memory. The data contains the address of the register to which the pointer should be pointing reworded

#### Write Byte/Command Byte

In this operation, the master device sends a byte of data to the slave device. The write byte can either be a data byte write to a register address or can be a command operation. To write data to a register, the command sequence is as follows (see Figure 30):

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master sends a register address.
- 5. The slave asserts an acknowledge on SDA.
- 6. The master sends a data byte.
- 7. The slave asserts an acknowledge on SDA.
- The master asserts a stop condition on SDA to end the transaction.



Figure 30. Writing Register Data to Register Address

The write byte protocol is also used to set a pointer to an address (see Figure 31). This is used for a subsequent single-byte read from the same address or block read or block write starting at that address.

To set a register pointer, the following sequence is applied:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- The addressed slave device asserts an acknowledge on SDA
- 4. The master sends a pointer command code (see Table 16; a pointer command = 1011 0000).
- 5. The slave asserts an acknowledge on SDA.
- 6. The master sends a data byte (a register address to where the pointer is to point).
- 7. The slave asserts an acknowledge on SDA.
- The master asserts a stop condition on SDA to end the transaction.

s	SLAVE ADDRESS	w	A	POINTER COMMAND 1011 0000	Α	REGISTER ADDRESS TO POINT TO	Α	Р	05324-037
---	------------------	---	---	---------------------------------	---	------------------------------------	---	---	-----------

Figure 31. Setting Address Pointer to Register Address

#### **BLOCK WRITE**

In this operation, the master device writes a block of data to a slave device (see Figure 32). The start address for a block write must previously have been set. In the case of the AD5933 this is done by setting a pointer to set the register address.

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master sends an 8-bit command code (1010 0000) that tells the slave device to expect a block write.
- 5. The slave asserts an acknowledge on SDA.
- 6. The master sends a data byte that tells the slave device the number of data bytes to be sent to it.
- 7. The slave asserts an acknowledge on SDA.
- 8. The master sends the data bytes.
- 9. The slave asserts an acknowledge on SDA after each data byte.
- 10. The master asserts a stop condition on SDA to end the transaction.

ĺ	s	SLAVE ADDRESS	w	Α	BLOCK WRITE	Α	NUMBER BYTES WRITE	A	BYTE 0	A	BYTE 1	A	BYTE 2	A	Р	5324-038

Figure 32. Writing a Block Write

#### **READ OPERATIONS**

The AD5933 uses two I<sup>2</sup>C read protocols: receive byte and block read.

#### Receive Byte

In the AD5933, the receive byte protocol is used to read a single byte of data from a register address whose address has previously been set by setting the address pointer.

In this operation, the master device receives a single byte from a slave device as follows (see Figure 33):

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the read bit (high).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master receives a data byte.
- 5. The master asserts a no acknowledge on SDA (the slave needs to check that master has received data).
- The master asserts a stop condition on SDA and the transaction ends.



Figure 33. Reading Register Data

#### **Block Read**

In this operation, the master device reads a block of data from a slave device (see Figure 34). The start address for a block read must previously have been set by setting the address pointer.

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts an acknowledge on SDA.
- 4. The master sends a command code (1010 0001) that tells the slave device to expect a block read.
- 5. The slave asserts an acknowledge on SDA.
- 6. The master sends a byte-count data byte that tells the slave how many data bytes to expect.
- 7. The slave asserts an acknowledge on SDA.
- 8. The master asserts a repeat start condition on SDA. This is required to set the read bit high.
- 9. The master sends the 7-bit slave address followed by the read bit (high).
- 10. The slave asserts an acknowledge on SDA.
- 11. The master receives the data bytes.
- 12. The master asserts an acknowledge on SDA after each data byte.
- 13. A no acknowledge is generated after the last byte to signal the end of the read.
- 14. The master asserts a stop condition on SDA to end the transaction.

s	SLAVE ADDRESS	w	Α	BLOCK READ	А	NUMBER BYTES READ	А	s	SLAVE ADDRESS	R	А	BYTE 0	Α	BYTE 1	Α	BYTE 2	Ā	Р	5324-040
---	------------------	---	---	---------------	---	----------------------	---	---	------------------	---	---	--------	---	--------	---	--------	---	---	----------

Figure 34. Performing a Block Read

# TYPICAL APPLICATIONS MEASURING SMALL IMPEDANCES

The AD5933 is capable of measuring impedance values up to  $10~\text{M}\Omega$  if the system gain settings are chosen correctly for the impedance subrange of interest.

If the user places a small impedance value ( $\leq 500 \Omega$  over the sweep frequency of interest) between the VOUT and VIN pins, it results in an increase in signal current flowing through the impedance for a fixed excitation voltage in accordance with Ohm's law. The output stage of the transmit side amplifier available at the VOUT pin may not be able to provide the required increase in current through the impedance. To have a unity gain condition about the receive side I-V amplifier, the user needs to have a similar small value of feedback resistance for system calibration as outlined in the Gain Factor Setup Configuration section. The voltage presented at the VIN pin is hard biased at VDD/2 due to the virtual earth on the receive side I-V amplifier. The increased current sink/source requirement placed on the output of the receive side I-V amplifier may also cause the amplifier to operate outside of the linear region. This causes significant errors in subsequent impedance measurements.

The value of the output series resistance,  $R_{OUT}$ , (see Figure 35) at the VOUT pin must be taken into account when measuring small impedances ( $Z_{UNKNOWN}$ ), specifically when the value of the output series resistance is comparable to the value of the impedance under test ( $Z_{UNKNOWN}$ ). If the  $R_{OUT}$  value is unaccounted for in the system calibration (that is, the gain factor calculation) when measuring small impedances, there is an introduced error into any subsequent impedance measurement that takes place. The introduced error depends on the relative magnitude of the impedance being tested compared to the value of the output series resistance.




Figure 35. Additional External Amplifier Circuit for Measuring Small Impedances

The value of the output series resistance depends upon the selected output excitation range at VOUT and has a tolerance from device to device like all discrete resistors manufactured in a silicon fabrication process. Typical values of the output series resistance are outlined in Table 17.

Table 17. Output Series Resistance (R<sub>OUT</sub>) vs. Excitation Range

Parameter	Value (Typ)	Output Series Resistance Value
Range 1	2 V p-p	200 Ω typ
Range 2	1 V p-p	2.4 kΩ typ
Range 3	0.4 V p-p	1.0 kΩ typ
Range 4	0.2 V p-p	600 Ω typ

Therefore, to accurately calibrate the AD5933 to measure small impedances, it is necessary to reduce the signal current by attenuating the excitation voltage sufficiently and also account for the  $R_{\text{OUT}}$  value and factor it into the gain factor calculation (see the Gain Factor Calculation section).

Measuring the  $R_{OUT}$  value during device characterization is achieved by selecting the appropriate output excitation range at VOUT and sinking and sourcing a known current at the pin (for example,  $\pm 2$  mA) and measuring the change in dc voltage. The output series resistance can be calculated by measuring the inverse of the slope (that is, 1/slope) of the resultant I-V plot.

A circuit that helps to minimize the effects of the issues previously outlined is shown in Figure 35. The aim of this circuit is to place the AD5933 system gain within its linear range when measuring small impedances by using an additional external amplifier circuit along the signal path. The external amplifier attenuates the peak-to-peak excitation voltage at VOUT by a suitable choice of resistors (R1 and R2), thereby reducing the signal current flowing through the impedance and minimizing the effect of the output series resistance in the impedance calculations.

In the circuit shown in Figure 35,  $Z_{\text{UNKNOWN}}$  recognizes the output series resistance of the external amplifier which is typically much less than 1  $\Omega$  with feedback applied depending upon the op amp device used (for example, AD820, AD8641, AD8531) as well as the load current, bandwidth, and gain.

The key point is that the output impedance of the external amplifier in Figure 35 (which is also in series with  $Z_{\rm UNKNOWN}$ ) has a far less significant effect on gain factor calibration and subsequent impedance readings in comparison to connecting the small impedance directly to the VOUT pin (and directly in series with  $R_{\rm OUT}$ ). The external amplifier buffers the unknown impedance from the effects of  $R_{\rm OUT}$  and introduces a smaller output impedance in series with  $Z_{\rm UNKNOWN}$ .

For example, if the user measures  $Z_{\text{UNKNOWN}}$  that is known to have a small impedance value within the range of 90  $\Omega$  to 110  $\Omega$  over the frequency range of 30 kHz to 32 kHz, the user may not be in a position to measure  $R_{\text{OUT}}$  directly in the factory/lab. Therefore, the user may choose to add on an extra amplifier circuit like that shown in Figure 35 to the signal path of the AD5933. The user must ensure that the chosen external amplifier has a sufficiently low output series resistance over the bandwidth of interest in comparison to the impedance range under test (for an op amp selection guide, see www.analog.com/opamps). Most amplifiers from Analog Devices have a curve of closed loop output impedance vs. frequency at different amplifier gains to determine the output series impedance at the frequency of interest.

The system settings are

 $VDD = 3.3 \ V$   $VOUT = 2 \ V \ p-p$   $R2 = 20 \ k\Omega$   $R1 = 4 \ k\Omega$ Gain setting resistor = 500 \ \Omega  $Z_{UNKNOWN} = 100 \ \Omega$   $PGA \ setting = \times 1$ 

To attenuate the excitation voltage at VOUT, choose a ratio of R1/R2. With the values of R1 = 4 k $\Omega$  and R2 = 20 k $\Omega$ , attenuate the signal by 1/5<sup>th</sup> of 2 V p-p = 400 mV. The maximum current flowing through the impedance is 400 mV/90  $\Omega$  = 4.4 mA.

The system is subsequently calibrated using the usual method with a midpoint impedance value of  $100~\Omega$ , a calibration resistor, and a feedback resistor at a midfrequency point in the sweep. The dynamic range of the input signal to the receive side of the AD5933 can be improved by increasing the value of the I-V gain resistor at the RFB pin. For example, increasing the I-V gain setting resistor at the RFB pin increases the peak-to-peak signal presented to the ADC input from 400 mV (RFB =  $100~\Omega$ ) to 2 V p-p (RFB =  $500~\Omega$ ).

The gain factor calculated is for a 100  $\Omega$  resistor connected between VOUT and VIN, assuming the output series resistance of the external amplifier is small enough to be ignored.

When biasing the circuit shown in Figure 35, note that the receive side of the AD5933 is hard-biased about VDD/2 by design. Therefore, to prevent the output of the external amplifier (attenuated AD5933 Range 1 excitation signal) from saturating the receive side amplifiers of the AD5933, a voltage equal to VDD/2 must be applied to the noninverting terminal of the external amplifier.

# BIOMEDICAL: NONINVASIVE BLOOD IMPEDANCE MEASUREMENT

When a known strain of a virus is added to a blood sample that already contains a virus, a chemical reaction takes place whereby the impedance of the blood under certain conditions changes. By characterizing this effect across different frequencies, it is possible to detect a specific strain of virus. For example, a strain of the disease exhibits a certain characteristic impedance at one frequency but not at another; therefore, the requirement is to sweep different frequencies to check for different viruses. The AD5933, with its 27-bit phase accumulator, allows for subhertz frequency tuning.

The AD5933 can be used to inject a stimulus signal through the blood sample via a probe. The response signal is analyzed, and the effective impedance of the blood is tabulated. The AD5933 is ideal for this application because it allows the user to tune to the specific frequency required for each test.




Figure 36. Measuring a Blood Sample for a Strain of Virus

#### SENSOR/COMPLEX IMPEDANCE MEASUREMENT

The operational principle of a capacitive proximity sensor is based on the change of a capacitance in an RLC resonant circuit. This leads to changes in the resonant frequency of the RLC circuit, which can be evaluated as shown Figure 37.

It is first required to tune the RLC circuit to the area of resonance. At the resonant frequency, the impedance of the RLC circuit is at a maximum. Therefore, a programmable frequency sweep and tuning capability is required, which is provided by the AD5933.




Figure 37. Detecting a Change in Resonant Frequency

An example of the use of this type of sensor is for a train proximity measurement system. The magnetic fields of the train approaching on the track change the resonant frequency to an extent that can be characterized. This information can be sent back to a mainframe system to show the train location on the network.

Another application for the AD5933 is in parked vehicle detection. The AD5933 is placed in an embedded unit connected to a coil of wire underneath the parking location. The AD5933 outputs a single frequency within the 80 kHz to 100 kHz frequency range, depending upon the wire composition. The wire can be modeled as a resonant circuit. The coil is calibrated with a known impedance value and at a known frequency. The impedance of the loop is monitored constantly. If a car is parked over the coil, the impedance of the coil changes and the AD5933 detects the presence of the car.

#### **ELECTRO-IMPEDANCE SPECTROSCOPY**

The AD5933 has found use in the area of corrosion monitoring. Corrosion of metals, such as aluminum and steel, can damage industrial infrastructures and vehicles such as aircraft, ships, and cars. This damage, if left unattended, may lead to premature failure requiring expensive repairs and/or replacement. In many cases, if the onset of corrosion can be detected, it can be arrested or slowed, negating the requirement for repairs or replacement. At present, visual inspection is employed to detect corrosion; however, this is time consuming, expensive, and cannot be employed in hard-to-access areas.

An alternative to visual inspection is automated monitoring using corrosion sensors. Monitoring is cheaper, less time consuming, and can be deployed where visual inspections are impossible. Electrochemical impedance spectroscopy (EIS) has been used to interrogate corrosion sensors, but at present large laboratory test instruments are required. The AD5933 offers an accurate and compact solution for this type of measurement, enabling the development of field deployable sensor systems that can measure corrosion rates autonomously.

Mathematically, the corrosion of aluminum is modeled using an RC network that typically consists of a resistance,  $R_{s}$ , in series with a parallel resistor and capacitor,  $R_{P}$  and  $C_{P}$ . A system metal would typically have values as follows:  $R_{S}$  is 10  $\Omega$  to 10 k $\Omega$ ,  $R_{P}$  1 is  $k\Omega$  to 1  $M\Omega$ , and  $C_{P}$  is 5  $\mu F$  to 70  $\mu F$ . Figure 38 shows a typical Bode plot, impedance modulus, and phase angle vs. frequency, for an aluminum corrosion sensor.




Figure 38. Bode Plot for Aluminum Corrosion Sensor

To make accurate measurements of these values, the impedance needs to be measured over a frequency range of 0.1 Hz to 100 kHz. To ensure that the measurement itself does not introduce a corrosive effect, the metal needs to be excited with minimal voltage, typically in the  $\pm 20$  mV range. A nearby processor or control unit such as the ADuC702x would log a single impedance sweep from 0.1 kHz to 100 kHz every 10 minutes and download the results back to a control unit. To achieve system accuracy from the 0.1 kHz to 1 kHz range, the system clock needs to be scaled down from the 16.776 MHz nominal clock frequency to 500 kHz, typically. The clock scaling can be achieved digitally using an external direct digital synthesizer like the AD9834 as a programmable divider, which supplies a clock signal to MCLK and which can be controlled digitally by the nearby microprocessor.

# LAYOUT AND CONFIGURATION POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5933 should have separate analog and digital sections, each having its own area of the board. If the AD5933 is in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5933.

The power supply to the AD5933 should be bypassed with  $10~\mu F$  and  $0.1~\mu F$  capacitors. The capacitors should be physically as close as possible to the device, with the  $0.1~\mu F$  capacitor ideally right up against the device. The  $10~\mu F$  capacitors are the tantalum bead type. It is important that the  $0.1~\mu F$  capacitor have low effective series resistance (ESR) and effective series inductance (ESI); common ceramic types of capacitors are suitable. The  $0.1~\mu F$  capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line itself should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects on the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only, and the signal traces are placed on the solder side. However, this is not always possible with a two-layer board.

### **EVALUATION BOARD**

The AD5933 evaluation board allows designers to evaluate the high performance AD5933 impedance converter with minimum effort.

The evaluation board interfaces to the USB port of a PC. It is possible to power the entire board from the USB port.

The impedance converter evaluation kit includes a populated and tested AD5933 printed circuit board. The EVAL-AD5933EB kit is shipped with a CD-ROM that includes self-installing software. Connect the PC to the evaluation board using the supplied cable.

The software is compatible with Microsoft\* Windows\* 2000 and Windows XP and Windows 7.

A schematic of the evaluation board is shown in Figure 39 and Figure 40.

#### **USING THE EVALUATION BOARD**

The AD5933 evaluation board is a test system designed to simplify the evaluation of the AD5933. The evaluation board data sheet is also available with the evaluation board that gives full information on operating the evaluation board. Further evaluation information is available from www.analog.com.

#### **PROTOTYPING AREA**

An area is available on the evaluation board for the user to add additional circuits to the evaluation test set. Users may want to include switches for multiple calibration use.

#### **CRYSTAL OSCILLATOR (XO) vs. EXTERNAL CLOCK**

A 16 MHz oscillator is included on the evaluation board. However, this oscillator can be removed and, if required, an external CMOS clock can be connected to the part.

## **SCHEMATICS**




Figure 39. EVAL-AD5933EBZ USB Schematic




Figure 40. EVAL-AD5933EBZ Schematic




Figure 41. Linear Regulator on the EVAL-AD5933EB Evaluation Board




Figure 42. Decoupling on the EVAL-AD5933EB Evaluation Board

### **OUTLINE DIMENSIONS**




Figure 43. 16-Lead Shrink Small Outline Package [SSOP] (RS-16) Dimensions shown in millimeters

#### **ORDERING GUIDE**

**** = ***** * * * * * * * * * * * * *			
Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
AD5933YRSZ	−40°C to +125°C	16-Lead Shrink Small Outline Package [SSOP]	RS-16
AD5933YRSZ-REEL7	−40°C to +125°C	16-Lead Shrink Small Outline Package [SSOP]	RS-16
AD5933WYRSZ-REEL7	−40°C to +125°C	16-Lead Shrink Small Outline Package [SSOP]	RS-16
EVAL-AD5933EBZ	-40°C to +125°C	Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

#### **AUTOMOTIVE PRODUCTS**

The AD5933W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

 $I^2C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$ 



 $<sup>^{2}</sup>$  W = Qualified for Automotive Applications.