**AN2110** 

 $\overline{\phantom{a}}$ 

**FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency, Integrated Synchronous Buck Regulator**

TinyBuck™, 3-24V Input, 10A, High-Efficiency, Integrated Synchronus Buck Regulator



# **FAN2110 — TinyBuck™ 3-24V Input, 10A, High-Efficiency, Integrated Synchronous Buck Regulator**

### **Features**

- Wide Input Voltage Range: 3V-24V
- Wide Output Voltage Range: 0.8V to 80% VIN
- 10A Output Current

**FAIRCHILD SEMICONDUCTOR®** 

- 1% Reference Accuracy Over Temperature
- Over 93% Peak Efficiency
- Programmable Frequency Operation: 200KHz to 600KHz
- Fully Synchronous Operation with Integrated Schottky Diode on Low-Side MOSFET Boosts **Efficiency**
- Internal Bootstrap Diode
- Power-Good Signal
- Starts up on Pre-Bias Outputs
- **Accepts Ceramic Capacitors on Output**
- External Compensation for Flexible Design
- Programmable Current Limit
- Under-Voltage, Over-Voltage, and Thermal Shutdown Protections

 Internal Soft-Start www.DataSheet

5x6mm, 25-Pin, 3-Pad MLP Package

### **Applications**

- Servers & Telecom
- Graphics Cards & Displays
- Computing Systems
- Point-of-Load Regulation
- Set-Top Boxes & Game Consoles

### **Description**

The FAN2110 TinyBuck™ is a highly efficient, small footprint, constant frequency, 10A integrated synchronous Buck regulator.

The FAN2110 contains both synchronous MOSFETs and a controller/driver with optimized interconnects in one package, which enables designers to solve highcurrent requirements in a small area with minimal external components. Integration helps to minimize critical inductances making component layout simpler and more efficient compared to discrete solutions.

The FAN2110 provides for external loop compensation, programmable switching frequency, and current limit. These features allow design flexibility and optimization. High frequency operation allows for all ceramic solutions.

The summing current mode modulator uses lossless current sensing for current feedback and over-current protection. Voltage feedforward helps operation over a wide input voltage range.

Fairchild's advanced BiCMOS power process, combined with low- $R_{DS(ON)}$  internal MOSFETs and a thermally efficient MLP package, provide the ability to dissipate high power in a small package.

Output over-voltage, under-voltage, and thermal shutdown protections help protect the device from damage during fault conditions. FAN2110 also prevents pre-biased output discharge during startup in point-ofload applications.

### **Related Application Notes**

*[AN-8022 — TinyCalc™ Calculator](http://www.fairchildsemi.com/designcenter/tinycalc.html)*

### **Ordering Information**



*For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs\_green.html.* 



FAN2110 • Rev. 1.0.2







**FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency**

T

AN2110 - TinyBuck™, 3-24V Input, 10A, High-Efficiency, Integrated Synchronous Buck Regulator

 **Integrated Synchronous Buck Regulator** 

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.



# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.



# **Thermal Information**



**Note:** 

1. Typical thermal resistance when mounted on a four-layer, two-ounce PCB, as shown in Figure 35. Actual results are dependent on mounting method and surface related to the design.

# **Electrical Specifications**

Electrical specifications are the result of using the circuit shown in Figure 1 with  $V_{\text{IN}}=12V$ , unless otherwise noted.



*Continued on the following page…* 

# **Electrical Specifications (Continued)**

Electrical specifications are the result of using the circuit shown in Figure 1 with  $V_{IN}=12V$ , unless otherwise noted.



**Notes:** 

2. Specifications guaranteed by design and characterization; not production tested.<br>3. Delay times are not tested in production. Guaranteed by design.

Delay times are not tested in production. Guaranteed by design.

www.DataSheet4U.com





**FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency**

FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency, Integrated Synchronous Buck Regulator

 **Integrated Synchronous Buck Regulator** 

# **Typical Performance Characteristics**

Typical operating characteristics using the circuit in Figure 10. V<sub>IN</sub>=12V, V<sub>CC</sub>=5V, T<sub>A</sub>=25°C, unless otherwise specified.



4. Circuit values for this configuration change in Figure 10.

# **Typical Performance Characteristics** (Continued)

Typical operating characteristics using the circuit in Figure 10.  $V_{IN}=12V$ ,  $V_{CC}=5V$ ,  $T_{A}=25^{\circ}C$  unless otherwise specified.













**Figure 22. Peak MOSFET Temperatures, 3.3V Output**(5)



**Load Regulation**



**Load Current (Amps)**





### **Note:**

5. Circuit values for this configuration change in Figure 10.

### **Typical Performance Characteristics** (Continued) Typical operating characteristics using the circuit in Figure 10. V<sub>IN</sub>=12V, V<sub>CC</sub>=5V, T<sub>A</sub>=25°C unless otherwise specified. Run Sample **VOUT VOUT V<sub>sw</sub>** EN PGOOD PGOOD <u>n dan dan diametra da</u>  $2.0V$  Bw<br>500mV  $\Omega$  Bw Ch4 5.0V  $B_W$   $\triangle$  Ch3 5.0V<br>500mV  $\frac{\text{Ch1}}{\text{Ch2}}$ Ch4 10.0V  $M + 0m$ <br> $A$  Ch3  $B_W$ **Figure 24. Startup, 10A Load Figure 25. Startup with 1.0V Pre-Bias on Vout** 168 Acqs V<sub>OUT</sub>, 50mV/div **V<sub>OUT</sub>** in ninnin nitonir V<sub>SW</sub>, 10V/Div EN PGOOD  $50.0mV$   $\Omega$  B<sub>W</sub>  $\frac{2.0 \text{V}}{500 \text{mV}}$  B<sub>W</sub> Ch1<br>Ch3 Ch4 5.0V  $Ch3 = 10.0V$  Bw  $<sub>Ch3</sub>$ </sub> Bw  $h$  Ch<sub>3</sub> www.DataSheet4U.comFigure 26. Shutdown, 10A Resistive Load Figure 27. V<sub>OUT</sub> Ripple and SW Voltage, 10A Load  $\begin{array}{c|c|c|c|c|c|c|c} \hline \textbf{1 Acqs} & & \textbf{1 Acqs} \\ \hline \textbf{1 Acqs} & & \textbf{1 Acqs} & \textbf{1 Acqs} & \textbf{1 Acqs} \\ \hline \end{array}$ Stopped V<sub>OUT</sub>, 200mV/div IOUT, 5A/Div  $I_{\text{OUT}}$ , 5A/Div-Taxan Farance Farance Fara Ch3 200mV  $\Omega$  Bw Ch4 5.0A  $\Omega$  Bw A Ch4 **Figure 28. Transient Response, 0-8A Load, Figure 29. Restart on Short Circuit (Fault) 5A / µs Slew Rate**



**FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency**

 **Integrated Synchronous Buck Regulator** 

© 2008 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN2110 • Rev. 1.0.2

EN, 2V/Div

# **FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency**AN2110 - TinyBuck Regulaton, 3-24V Input, 10A, High-Efficiency, Integrated Synchronous Buck Regulato  **Integrated Synchronous Buck Regulator**

# **Circuit Description**

### **PWM Generation**

Refer to Figure 2 for the PWM control mechanism. FAN2110 uses the summing-mode method of control to generate the PWM pulses. An amplified current-sense signal is summed with an internally generated ramp and the combined signal is compared with the output of the error amplifier to generate the pulse width to drive the high-side MOSFET. Sensed current from the previous cycle is used to modulate the output of the summing block. The output of the summing block is also compared against a voltage threshold set by the RLIM resistor to limit the inductor current on a cycle-by-cycle basis.  $R_{RAMP}$  resistor helps set the charging current for the internal ramp and provides input voltage feedforward function. The controller facilitates external compensation for enhanced flexibility.

### **Initialization**

Once  $V_{CC}$  exceeds the UVLO threshold and EN is HIGH, the IC checks for a shorted FB pin before releasing the internal soft-start ramp (SS).

If the parallel combination of R1 and R<sub>BIAS</sub> is  $\leq$  1KΩ, the internal SS ramp is not released and the regulator does not start.

### **Enable**

FAN2110 has an internal pull-up to the enable (EN) pin so that the IC is enabled once  $V_{CC}$  exceeds the UVLO threshold. Connecting a small capacitor across EN and AGND delays the rate of voltage rise on the EN pin. The EN pin also serves for the restart whenever a fault occurs *(refer to the Auto-Restart section)*. If the regulator is enabled externally, the external EN signal should go HIGH only after  $V_{CC}$  is established. For www.DataSl**applications where such sequencing is required,** 

FAN2110 can be enabled (after the  $V_{CC}$  comes up) with



**Figure 30. Enabling with External Control**

### **Soft-Start**

Once internal SS ramp has charged to 0.8V (T0.8), the output voltage is in regulation. Until SS ramp reaches 1.0V (T1.0), the fault latch is inhibited.

To avoid skipping the soft-start cycle, it is necessary to apply  $V_{IN}$  before  $V_{CC}$  reaches its UVLO threshold. Normal sequence for powering up would be  $VIN \rightarrow VCC \rightarrow EN$ .

Soft-start time is a function of oscillator frequency.



V<sub>CC</sub> UVLO or toggling the EN pin discharges the internal SS and resets the IC. In applications where external EN signal is used,  $V_{IN}$  and  $V_{CC}$  should be established before the EN signal comes up to prevent skipping the soft-start function.

### **Startup on Pre-Bias**

The regulator does not allow the low-side MOSFET to operate in full synchronous mode until SS reaches 95% of  $V_{REF}$  (~0.76V). This enables the regulator to startup on a pre-biased output and ensures that pre-biased outputs are not discharged during the soft-start cycle.

### **Protections**

The converter output is monitored and protected against extreme overload, short-circuit, over-voltage, under-voltage, and over-temperature conditions.

### **Under-Voltage Shutdown**

If voltage on the FB pin remains below the undervoltage threshold for 16 consecutive clock cycles, the fault latch is set and the converter shuts down. This protection is not active until the internal SS ramp reaches 1.0V during soft-start.

### **Over-Voltage Protection**

If voltage on the FB pin exceeds 115% of  $V_{REF}$  for two consecutive clock cycles, the fault latch is set and shutdown occurs.

A shorted high-side MOSFET condition is detected when SW voltage exceeds ~0.7V while the low-side MOSFET is fully enhanced. The fault latch is set immediately upon detection.

The OV/UV fault protection circuits above are active all the time, including during soft-start.

The chip incorporates an over-temperature protection circuit that sets the fault latch when a die temperature of about 150°C is reached. The IC restarts when the die temperature falls below 125°C.

### **Auto-Restart**

After a fault, EN pin is discharged by a 1µA current sink to a 1.1V threshold before the internal 800KΩ pull-up is restored. A new soft-start cycle begins when EN charges above 1.35V.

Depending on the external circuit, the FAN2110 can be configured to remain latched-off or to automatically restart after a fault.

### **Table 1. Fault / Restart Configurations**



When EN is left open, restart is immediate.

If auto-restart is not desired, tie the EN pin to the VCC pin or pull it HIGH after  $V_{CC}$  comes up with a logic gate to keep the 1µA current sink from discharging EN to 1.1V. Figure 32 shows one method to pull up EN to  $V_{CC}$ for a latch configuration.





# **Power-Good (PGOOD) Signal**

PGOOD is an open-drain output that asserts LOW when  $V_{\text{OUT}}$  is out of regulation, as measured at the FB pin. Thresholds are specified in the Electrical Specifications section. PGOOD does not assert HIGH until the fault latch is enabled (T1.0) *(see Figure 31)*.

www.DataSheet4U.com

# **Application Information**

## **Bias Supply**

The FAN2110 requires a 5V supply rail to bias the IC and provide gate-drive energy. Connect  $a \geq 2.2$ µf X5R or X7R decoupling capacitor between VCC and AGND.

Since  $V_{CC}$  is used to drive the internal MOSFET gates, supply current is frequency and voltage dependent. Approximate  $V_{CC}$  current ( $I_{CC}$ ) is calculated by:

$$
I_{CC(mA)} = 4.58 + \left[ \left( \frac{V_{CC} - 5}{227} + 0.013 \right) \bullet \left( f - 128 \right) \right] \tag{1}
$$

where frequency (f) is expressed in KHz.

### **Setting the Output Voltage**

The output voltage of the regulator can be set from 0.8V to 80% of  $V_{IN}$  by an external resistor divider (R1 and  $R<sub>BIAS</sub>$  in Figure 1). For output voltages  $>3.3V$ , output current rating may need to be de-rated depending on the ambient temperature, power dissipated in the package and the PCB layout. *(Refer to Thermal Information table on page 4, Figure 22, and Figure 23.)* 

The external resistor divider is calculated using:

$$
\frac{0.8V}{R_{BIAS}} = \frac{V_{OUT} - 0.8V}{R1} + 650nA
$$
 (2)

Connect R<sub>BIAS</sub> between FB and AGND.

If R1 is open *(see Figure 1),* the output voltage is not regulated and a latched fault occurs after the SS is complete (T1.0).

If the parallel combination of R1 and R<sub>BIAS</sub> is  $\leq$  1K $\Omega$ , the internal SS ramp is not released and the regulator does not start.

www.DataSheet4U.com

### **Setting the Clock Frequency**

Oscillator frequency is determined by an external resistor,  $R_T$ , connected between the  $R_T$  pin and AGND. Resistance is calculated by:

$$
R_{T(K\Omega)} = \frac{(10^6/f) - 135}{65}
$$
 (3)

where  $R_T$  is in K $\Omega$  and frequency (f) is in KHz.

The regulator cannot start if  $R<sub>T</sub>$  is left open.

### **Calculating the Inductor Value**

Typically the inductor value is chosen based on ripple current  $(\Delta I_L)$ , which is chosen between 10 to 35% of the maximum DC load. Regulator designs that require fast transient response use a higher ripple-current setting, while regulator designs that require higher efficiency keep ripple current on the low side and operate at a lower switching frequency. The inductor value is calculated by the following formula:

$$
L = \frac{V_{OUT} \cdot (1 - \frac{V_{OUT}}{V_{lin}})}{\Delta l \cdot \epsilon f}
$$
 (4)

where f is the oscillator frequency.

# **Setting the Ramp Resistor Value**

R<sub>RAMP</sub> resistor plays a critical role in the design by providing charging current to the internal ramp capacitor and also serving as a means to provide input voltage feedforward.

R<sub>RAMP</sub> is calculated by the following formula:

$$
R_{RAMP(K2)} = \frac{(V_{IN} - 1.8) \cdot V_{OUT}}{(31 - 2.05 \cdot I_{OUT}) \cdot V_{IN} \cdot f \cdot 10^{-6}} - 2
$$
 (5)

where frequency (f) is expressed in KHz.

For wide input operation, first calculate  $R_{RAMP}$  for the minimum and maximum input voltage conditions and use larger of the two values calculated.

In all applications, current through the RRAMP pin must be greater than 10µA from the equation below for proper operation:

$$
\frac{V_{IN} - 1.8}{R_{RAMP} + 2} \ge 10 \,\mu A
$$
 (6)

If the calculated  $R_{RAMP}$  values in Equation (5) result in a current less than 10 $\mu$ A, use the R<sub>RAMP</sub> value that satisfies Equation (6). In applications with large Input ripple voltage, the RRAMP resistor should be adequately decoupled from the input voltage to minimize ripple on the ramp pin. For example, see Figure 11.

# **Setting the Current Limit**

There are two levels of current-limit thresholds. The first level of protection is through an internal default limit set at the factory to limit output current beyond normal usage levels. The second level of protection is set externally at the ILIM pin by connecting a resistor  $(R<sub>ILIM</sub>)$ between ILIM and AGND. Current-limit protection is enabled whenever the lower of the two thresholds is reached (*see Figure 33*). FAN2110 uses its internal lowside MOSFET for current-sensing. The current-limit threshold voltage  $(V_{ILM})$  is compared to a scaled version of voltage drop across the low-side MOSFET sampled at the end of each PWM off-time/cycle. The internal default threshold (with  $I_{LIM}$  open) is temperature compensated.



Since the FAN2110 employs summing current-mode architecture, type-2 compensation can be used for many applications. For applications that require wide loop bandwidth and/or use very low-ESR output capacitors, type-3 compensation may be required.

RRAMP also provides feedforward compensation for changes in  $V_{IN}$ . With a fixed R<sub>RAMP</sub> value, the modulator gain increases as  $V_{\text{IN}}$  is reduced, which could make it difficult to compensate the loop. For low-input-voltagerange designs (3V to 8V),  $R_{RAMP}$  and the compensation component values will be different compared to designs with  $V_{IN}$  between 8V and 24V.

### **Recommended PCB Layout**

Good PCB layout and careful attention to temperature rise is essential for reliable operation of the regulator. Four-layer PCB with two-ounce copper on the top and bottom side and thermal vias connecting the layers is recommended. Keep power traces wide and short to minimize losses and ringing. Do not connect AGND to PGND below the IC. Connect the AGND pin to PGND at the output OR to the PGND plane.







**Figure 33. ILIM Network** 

The ILIM pin can source a 10µA current that can be used to establish a lower, temperature–dependent, current-limit threshold by connecting an external resistor ( $R_{ILIM}$ ) to AGND.  $R_{ILIM}$  can be approximated with the equation:

$$
R_{ILIM}(K\Omega) = 95 + 6.1 \bullet I_{OUT} + \frac{(V_{IN} - 1.8) \bullet V_{OUT} \bullet 3.33 \bullet 10^6}{(R_{RAMP} + 2) \bullet V_{IN} \bullet f}
$$
(7)

where:

 $I<sub>OUT</sub> = Full load current in Amps$  $V_{\text{OUT}}$  = Set output voltage;  $V_{IN}$  = Input voltage;  $R_{RAMP}$  = Ramp resistor used in KΩ; and = Selected switching frequency in KHz.

After 16 consecutive, pulse-by-pulse, current-limit cycles, the fault latch is set and the regulator shuts down. Cycling  $V_{CC}$  or EN restores operation after a normal soft-start cycle *(refer to Auto-Restart section)*.

The over-current protection fault latch is active during the soft-start cycle. Use a 1% resistor for  $R_{ILM}$ .

Always use an external resistor  $R_{\text{ILIM}}$  to set the current www.DataShimit at the desired level. When R<sub>ILIM</sub> is not connected, the IC's internal default current limit is fairly high. This could lead to operation at high load currents, causing overheating of the regulator. For a given  $R_{I\sqcup M}$  and R<sub>RAMP</sub> setting, the current limit point varies slightly in an inverse relationship with respect to input voltage  $(V_{\text{IN}})$ .

### **Loop Compensation**

The loop is compensated using a feedback network around the error amplifier. Figure 34 shows a complete type-3 compensation network. For type-2 compensation, eliminate R3 and C3.



**FAN2110 — TinyBuck™, 3-24V Input, 10A, High-Efficiency**

T

**AN2110** 

 $\overline{\phantom{a}}$ 

TinyBuck™, 3-24V Input, 10A, High-Efficiency, Integrated Synchronous

 **Integrated Synchronous Buck Regulator** 

**Buck Regulator** 

