

IDT79RC32334 and IDT79RC32332 Integrated Communications Processors **IDT79RC32334 and IDT79RC32332**

Integrated Communications

Processors

(γ Revision)

RISCore™ 32300 Family

User Reference Manual

M_{MMMMMM</sup>MMM}

(Y Revision)

RISCore™ 32300 Family

User Reference Manual

June 2002

2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 330-1748 Printed in U.S.A. ©2001 Integrated Device Technology, Inc.

www.DataSheet4U.com

GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICU-LAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The IDT logo, Dualsync, Dualasnyc and ZBT are registered trademarks of Integrated Device Technology, Inc. IDT, QDR, RisController, RISCore, RC3041, RC3051, RC3052, RC3081, RC32134, RC32232, RC32334, RC32355, RC32364, RC36100, RC4700, RC4640, RC64145, RC4650, RC5000, RC64474, RC64475, SARAM, Smart ZBT, SuperSync, SwitchStar, Terasync,Teraclock, are trademarks of Integrated Device Technology, Inc.

Powering What's Next and Enabling A Digitally Connected World are service marks of Integrated Device Technology, Inc. Q, QSI, SynchroSwitch and Turboclock are registered trademarks of Quality Semiconductor, a wholly-owned subsidiary of Integrated Device Technology, Inc.

Introduction

This user reference manual includes hardware and software information on the RC32334 (Y revision)¹, a high performance integrated processor that combines a high performance 32-bit CPU core with system logic to provide direct connection to boot memory, main memory, I/O, and PCI. It also includes on-chip peripherals such as DMA channels, reset circuitry, interrupts, timers, and UARTs.

About This Manual

This is also the user reference manual for the RC32332 (Y revision) integrated processor. The information herein generally refers explicitly only to the RC32334 but is applicable to the RC32332 unless noted otherwise. Differences between the RC32334 and the RC32332 are identified in [Appendix G](#page-394-0).

Additional Information

Information not included in this manual such as mechanicals, package pin-outs, and electrical characteristics can be found in the data sheet for this device, which is available from the IDT website **(www.idt.com)** as well as through your local IDT sales representative.

Content Summary

Chapter 1, "RC32334 Device Overview," provides a complete introduction to the performance capabilities of the RC32334. Included in this chapter is a summary of features for the device as well as a system block diagram and internal register maps.

Chapter 2, "RC32300 CPU Core," describes the features of the RC32300 CPU core.

Chapter 3, "CPU Instruction Set Overview," presents a general overview on the three CPU instruction formats as well as the computational instructions of the MIPS architecture. Instruction set summary tables are also provided.

Chapter 4, "CPU Pipeline Architecture," discusses pipeline features as well as interlock and exception handling of the device's RISCore™ 32300.

Chapter 5, "Memory Management," contains a discussion on the virtual-to-physical address translation technique, TLB management, and operation modes for the RC32334. Register formats and field description tables are also provided in this chapter.

Chapter 6, "CPU Exception Processing," defines and describes the various exception types and handling processes for the RC32334. Also provided in this chapter are the CPO register formats, their field descriptions, and general exception handling flowcharts.

Chapter 7, "Cache Organization, Operation, and Coherency," includes a general discussion on the operation of cache as well as the more specific cache attributes of the RC32334. Flowcharts and various diagrams are provided to clarify the concepts discussed in this chapter.

Chapter 8, "RC32334 Internal Bus," presents a general overview of the RC32334's internal bus that provides a connection to internal peripherals and controllers.

Chapter 9, "External Local Bus Interface," presents a general overview of the RC32334's system bus that provides an easy connection to main memory and to peripherals.

Chapter 10, "Memory Controller," provides a functional overview on the CPU core, DMA or PCI bridge generated transactions. A block diagram, register maps, signal description table, and timing diagrams for various read and write operations are also included.

^{1.} For information on an earlier user manual that covers the Z revision, contact your IDT sales representative.

Notes Chapter 11, "Synchronous DRAM Controller," contains a discussion on the operations and support provided by the RC32334's 32-bit SDRAM controller. Timing diagrams are provided to illustrate the different read and write transactions.

> **Chapter 12, "PCI Interface Controller,"** contains descriptions of the PCI host/satellite modes and master/target operations supported in the RC32334. Register maps and register field definitions are included.

> **Chapter 13, "DMA Controllers,"** includes descriptions on the four general purpose DMA channels and the transfer operations supported. Byte swapping between big- and little-endian is also discussed and includes examples.

> **Chapter 14, "Expansion Interrupt Controller,"** provides a functional and operational overview on this controller. This chapter includes a block diagram, signal definitions and register mapping tables for each of the 14 groups supported.

> **Chapter 15, "Programmable I/O (PIO) Controller,"** provides the signal descriptions, register mapping and programming information on the software programmable options of the RC32334's 15 peripheral pins.

> **Chapter 16, "Timer Controller,"** provides a user overview on the functions of the RC32334's nine onchip timers. A block diagram, signal definitions and register maps are included.

> **Chapter 17, "UART Controller,"** describes the operation of the two 16550 compatible UARTs available on the RC32334. Register maps and descriptions are included.

> **Chapter 18, "Serial Peripheral Interface,"** describes the properties and operations of this interface to low-cost serial peripherals.

> **Chapter 19, "Clocking, Reset, and Initialization,"** provides a description of the clock signals that are used on the RC32334 processor and includes a discussion on the basic system clocks and system timing parameters. This chapter also provides a brief explanation on the power reduction modes for this device and a description of the RC32334 initialization and reset registers.

> **Chapter 20, "JTAG Boundary Scan,"** introduces the standard JTAG interface used for board-level debugging. A description on the Test Access Port (TAP) interface and TAP controller state assignments is also included.

> **Chapter 21, "EJTAG (In-circuit Emulator) Interface,"** describes the Debug Support Unit (DSU). It covers the debug instructions added to the MIPS II ISA instruction set as well as support functions and registers for debugging.

> **Appendix A, "RC32300 CPU Core Enhancements to MIPS II ISA,"** discusses in detail architectural enhancements to the MIPS II ISA.

Appendix B, "Opcode Map," provides an opcode map.

Appendix C, "The Timing of Cache Operations," provides a table for primary data cache operations and a table for primary instruction cache operations, as well as caveats about cache operations.

Appendix D, "RC32334/RC32332 Standby Mode Operation," discusses power reduction, in particular, the "Wait" instruction and the standby mode that follows this instruction.

Appendix E, "Coprocessor 0 Hazards," identifies the RC32334 CP0 hazards.

Appendix F, "Integer Multiply Scheduling," discusses integer multiply performance, defines instructions, and summarizes integer multiply and divide performance.

Appendix G, "RC32332 Differences," identifies the differences between the RC32334 and the RC32332.

Notes Revision History

November 15, 2000: Initial publication.

February 5, 2001: In Chapter 12, separated PCI CPU Memory and I/O Space 1 Base Register section into two sections, one dealing with CPU Memory and the other with CPU I/O, and changed bit description to reflect CPU I/O Base uses [23:20] instead of [31:28].

February 26, 2001: Changed alternate function for uart_tx[0] from PIO[3] to PIO[1] in Table 1.2 and G.4. In Chapter 15, clarified that timer_tc_n[0] is not present in the RC32332 and added a reference in the Signal Definitions section to Tables G.2 and G.3. In Appendix G, added two tables (G.2 and G.3) to highlight the differences in PIO pin name assignments between the RC32334 and RC32332.

April 2, 2001: Made the following changes in Chapter 18: added system clock formula under Serial Peripheral Clock Register section; removed "active" from description for bit 2 in table 18.4; changed SPSE register to SPSR register in Table 18.6; in Master Programming Example, item 1, changed formula in parentheses to 3.7 MHz (67/ [(8+1) * 2]); in Master Programming Example, item 2, changed formula in parentheses to $3.7 / 2 = 1.85$ MHz.

May 17, 2001: Table 17.6, "Interrupt Identity Register Fields and Descriptions," has been revised to show that for bits 3:1 (Current Interrupt field) the value 111 has the same status and priority level as the value 011. Also, in Table 11.2, under SDRAM Organization column, 2nd category from the bottom, the data now reads "2 Mb x 16 x 4 banks" instead of "4 Mb x 16 x 4 banks." Finally, in Table 11.6, for bit 28 (SDRAM Bank Size field), the value descriptions now omit any reference to 16M-bit and 64M-bit. These references were confusing because the RC32334 and RC32332 devices also support 128M-bit SDRAMs.

July 26, 2001: In Chapter 10, the bit address for mem_addr[25:2] was changed from 40000 to 3C00000 in Figures 10.6 through 10.30.

June 4, 2002: Made the following changes based on the introduction of Y silicon: Chapter 8, Internal Bus—changes in bit 7 description in Table 8.12, changes in Table 8.13. Chapter 11, SDRAM Controller added more SDRAM address multiplexing and control registers (SDRAM Secondary Control), changes to Tables 11.1 and 11.2, changes in SDRAM Initialization section. Chapter 12, PCI Interface—added CPU to PCI and PCI to CPU mapping diagrams, new Memory/IO Space Base register and PCI Memory/IO Base Address registers, Target FIFOs are 16 words deep, added PCI Target Control Register and New Feature sections, added additional fields in PCI Arbitration Register (Table 12.15), added 2 new base address registers, revised Tables 12.1, 12.7, and 12.12, changed Reset for System Identification Number from 00h to 01h (Table 12.24). Chapter 13, DMA Controllers—added New Feature Configuration register, added SDRAM to PCI Arbitration Algorithm field, and revised function description for interrupt n[3] and n[4] pins in Table 13.3. PIO chapter—added New Feature Register. Clocking, Reset and Initialization chapter—revised description in first row of Table 19.1.

About This Manual

Table of Contents

www.DataSheet4U.com

2 RC32300 CPU Core

www.DataSheet4U.com

6 CPU Exception Processing

7 Cache Organization,
Operation, and Coherency

8 RC32334 Internal Bus

www.DataSheet4U.com

9 External Local Bus Interface

10 Memory Controller

12 PCI Interface Controller

 $\pmb{\times}$

**14 Expansion Interrupt
Controller**

15 Programmable I/O (PIO)
Controller

www.DataSheet4U.com

16 Timer Controller

17 UART Controller

18 Serial Peripheral
Interface

19 Clocking, Reset, and
Initialization

20 JTAG Boundary Scan

DT.

List of Tables

www.DataSheet4U.com

List of Figures

Notes

www.DataSheet4U.com

RC32334 Device **Overview**

Notes

Foreword

In this manual, numerous references are made to the RC32334, fewer references to the RC32332. Because the RC32334 core and the RC32332 core are essentially the same device, the information in this manual applies equally to both devices except where noted in occasional notes and footnotes in various chapters. Therefore, all references to the RC32334 should be interpreted as applying also to the RC32332 except where noted. The differences between the RC32334 and RC32332 are summarized in Appendix G.

Introduction

 The RC32334 is an integrated processor that combines a 32-bit MIPS instruction set architecture (ISA) CPU core with a number of on-chip peripherals, to enable direct connection to boot memory, main memory, I/O, and PCI. The RC32334 also includes system logic for DMA, reset, interrupts, timers, and UARTs. The RC32334 integrates all of the peripherals commonly associated with an embedded system to reduce board space, design time, and effort.

Block Diagram

The RC32334 block diagram is shown in [Figure 1.1](#page-32-5). The sections that follow present an operational overview of the various peripheral interfaces and controller capabilities that comprise the RC32334 system. Also included in this chapter is a full pin description table and logic diagram. More detailed explanations and user details such as register descriptions, timing diagrams and memory maps are provided in the specific chapter for that function.

Figure 1.1 RC32334 Block Diagram

Documentation Conventions and Definitions

Note that throughout this manual the following terms and conventions will be used:

- *To avoid confusion when dealing with a mixture of "active-low" and "active-high" signals, the terms assertion and negation are used. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.*
- *To define the active polarity of a signal, a suffix will be used. Signals ending with an '_n' should be interpreted as being active, or asserted, when at a logic zero (low) level. All other signals (including*

Notes *clocks, buses and select lines) will be interpreted as being active, or asserted when at a logic one (high) level.*

- *To define buses, the most significant bit (MSB) will be on the left and least significant bit (LSB) will be on the right. No leading zeros will be included.*
- *To represent numerical values, either decimal, binary, or hexadecimal formats will be used. The binary format is as follows: 0bDDD, where "D" represents either 0 or 1; the hexadecimal format is as follows: 0xDD, where "D" represents the hexadecimal digit(s); otherwise, it is decimal.*
- *Unless otherwise denoted, a byte will refer to an 8-bit quantity. A halfword will refer to a 16-bit quantity. A triple-byte will refer to a 24-bit quantity. A word will refer to a 32-bit quantity, and a double or double word will refer to a 64-bit quantity.*
- *A bit is set when its value is 0b1. A bit is cleared when its value is 0b0.*
- *The compressed notation ABC[x|y|z]D refers to ABCxD, ABCyD, and ABCzD.*
- *In words, bit 31 is always the most significant bit and bit 0 is the least significant bit. In halfwords, bit 15 is always the most significant bit and bit 0 is the least significant bit. In bytes, bit 7 is always the most significant bit and bit 0 is the least significant bit.*
- *The ordering of bytes within words is referred to as either "big endian" or "little endian." Big endian systems label byte zero as the most significant (leftmost) byte of a word. Little endian systems label byte zero as the least significant (rightmost) byte of a word.*

Signal Terminology

Throughout this manual, when describing signal transitions, the following terminology is used:

- *Rising edge indicates a low-to-high (0 to 1) transition.*
- *Falling edge indicates a high-to-low (1 to 0) transition.*
- *Clock-to-Q delay is the amount of time it takes for a signal to move from the input of a device (clock) to the output of the device (Q).*

These terms are illustrated in [Figure 1.2](#page-33-2) and [Figure 1.3](#page-34-1).

List of Features

- **Note:** This list is not entirely applicable to the RC32332. For the differences in features between the RC32334 and RC32332, see [Table G.1](#page-394-8) in [Appendix G](#page-394-0).
- *High performance 32-bit CPU core*
-
-
- *– DSP instruction set extensions – Enhanced MIPS-II ISA compatible – 8kB instruction/2kB data cache, lockable per line – Big or little endian support*
-
- *SDRAM Controller (32-bit memory only)*
- *– 4 banks, non-interleaved, 512MB total – Automatic refresh generation*
-
- *Memory & Peripheral Controller*
-
-
- 6 banks, up to 32 or 64MB per bank (bank dependent)
8/16/ or 32-bit interface per bank
Supports Flash ROM, PROM, SRAM, dual-port memory, and peripheral devices
Intel or Motorola style IO supports external wait-state genera
-
- *PCI Bridge*
-
-
-
-
- *– 32-bit PCI, up to 66 MHz – Revision 2.2 compliant – Target and master – Host or satellite – On-chip three slot PCI arbiter*
- *4 DMA Channels*
-
-
-
- 4 general purpose DMA, each with Endianness swappers and byte lane data alignment
Any channel can be used for PCI
Supports scatter/gather
Supports memory-to-memory, memory-to-I/O, memory-to-PCI, PCI-to-PCI, and I/O-to-I/O
- *fers – Supports chaining via linked lists of records – Supports unaligned transfers – Supports burst transfers – Programmable DMA transactions burst size*
-
-
-
- *UART Interface*
-
-
- *– Two 16550 Compatible UARTs – Baud rate support up to 1.5M – Modem signals included on one channel*
- *Programmable IO (PIO)*
- *– Input/Output/Interrupt source – Individually programmable*
-

Notes *Interrupt Control*

- *– Provides services for internal and external sources – Allows status of each interrupt to be read and masked*
	-
- *Four general purpose 32-bit timer/counters*
- *Serial Peripheral Interface (SPI)*
- *Boundary Scan JTAG Interface (IEEE Std. 1149.1 compatible)*
- *In Circuit Emulator Interface*
	- *– Compatible with enhanced JTAG (EJTAG) standard*

System Block Diagram

[Figure 1.4](#page-35-2) illustrates the typical system implementation, based on the RC32334 integrated processor. The RC32334 provides all of the necessary control and address signals to drive the external memory and I/O. Note that, depending on the loading of the system bus, external data buffers could be used to reduce the loading and isolate different memory regions.

Figure 1.4 System Block Diagram

System Overview

Note: The PCI bridge information and the UART information in this section is not entirely applicable to the RC32332. For the differences, see [Table G.1](#page-394-8) in [Appendix G](#page-394-0).

The RC32334 generates all necessary control signals and address buses to the external memory and I/O. For main memory, I/O, on-chip peripherals, registers, and PCI, the RC32334 divides the physical address space into 13 different regions.

Memory Controller. The Memory Controller on the RC32334 provides all of the address buses and control signals for interfacing the RC32334 to standard SRAM, PROM, FLASH, and I/O, and includes the boot PROM interface. The memory controller provides six individual chip selects and supports 8, 16, and 32-bit wide memory and I/Os. The two chip selects have highly configurable memory address ranges, allowing selection of various memory types and widths to be supported. The RC32334 provides controls for optional external data transceivers, for systems that require fast signalling with large loads.

SDRAM Controller. The SDRAM controller provides higher throughput while using available DRAM circuitry, adding little to the cost of the system. The SDRAM controller directly manages four banks of 32-bit physical non-interleaved memory. Each bank is 32-bits wide and supports a maximum of 64 MB per bank,
Notes up to a total memory size of 512 MB. The SDRAM memory subsystem can be implemented with a broad range of device types, including SO-Dimms and SDRAM modules with devices from 16 Mb to 256 Mb. The SDRAM controller has a built-in refresh generator.

> **PCI Bridge.** To transfer data between main memory and the PCI bus, the RC32334 incorporates a PCI bridge. At reset time, the PCI bridge can be configured as either a host or satellite bridge. The PCI bridge supports 32-bit PCI—at up to 66MHz—and is revision 2.2 compliant.

> As a PCI master, the RC32334 can generate memory, I/O, or configuration cycles for direct local-to-PCI bus accesses. The PCI bridge contains internal logic to arbitrate the ownership of the PCI bus between multiple PCI bus master devices. For up to three external PCI devices, two arbitration schemes are supported:

- *Round robin, allowing devices to control the bus in a programmable sequential order*
- *Fixed priority, allowing the user to provide more bus bandwidth to a specific PCI-based peripheral*

As a PCI target, the RC32334 allows access to its internal registers and to the RC32334 local bus through the PCI, I/O read and write, or Memory read and write commands. The RC32334 PCI bridge supports byte swapping between little endian and big endian ordering conventions for systems when the

CPU subsystem is configured as a big endian system. **DMA Controller.** Four general purpose DMA channels move data between source and destination ports. Source and destination ports can be system memory, PCI, or I/O devices. Any of the four channels

can be used for PCI initiator reads or writes. All four channels support a descriptor structure, to allow efficient data scatter/gather. The DMA controller supports swapping of data between big and little endian memory and I/O subsystems. It also supports quad-word burst transfers. All external 16 and 8-bit memory I/Os are treated as memory-mapped, word-aligned devices.

Expansion Interrupt Controller. The Expansion Interrupt Controller provides the interrupt logic for software to analyze the various RC32334 generated system interrupts and adds to the control already provided through the CP0 registers of the RISCore™ 32300. Each system interrupt is registered and the pending status provided through this feature. The pending status can then be used to automatically generate a hardware interrupt to the CPU core via individual mask bits. The pending interrupt status can also be optionally set or cleared by a direct software write.

PIO. Programmable I/O (PIO) pins are provided on the RC32334 so that any unused peripheral pins can be programmed for use as general purpose discrete I/O pins. These PIO pins can be software programmed as input or output lines, allowing pin values to be software programmed in output mode and software readable while in the input mode. The PIO pins can also be used as a source of interrupts to the CPU.

UART. The RC32334 incorporates two 16550 (an enhanced version of the 16450) compatible UARTs. To relieve the CPU of software overhead, the 16550 UART can be put into FIFO mode, allowing execution of either 16450 or 16550 compatible software. Two sets of 16-byte FIFOs are enabled during the 16550 mode: one set in the receive data path and one set in the transmit data path. A baud rate generator is included that divides the system clock by 1 to 65K and provides a 16X clock for driving the transmitter and receiver logic.

Timers/Counters. Three on-chip 32-bit general purpose Timers are provided on the RC32334. Each timer consists of both a count and a compare register. The count register resets to zero and then increments until it equals the compare register. When the count and compare registers are equal, the TC_n output is asserted and the count is then reset to zero.

JTAG. Board-level manufacturing debugging is facilitated through implementation of a fully compliant IEEE std. 1149.1 JTAG Boundary Scan interface.

In-Circuit Emulation. The part provides an on-chip debug port, enabling an external system to access CPU core information. In conjunction with an in-circuit emulator (compatible with the EJTAG standard defined by MIPS Technologies), this enables a sophisticated system debug capability to improve the software development process.

Serial Peripheral Interface (SPI). This slow speed serial interface provides direct connection to SPIbased peripherals, including EEPROMs and analog to digital (A-to-D) converters.

Pin Description Table — RC32334

 $\overline{}$

 $\mathbf{\tau}$

The following table lists the pins provided on the RC32334. Note that those pin names followed by "_n" are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Table 1.2 Pin Description for RC32334 (Part 1 of 7)

Table 1.2 Pin Description for RC32334 (Part 2 of 7)

SDRAM Control Interface

Table 1.2 Pin Description for RC32334 (Part 3 of 7)

Table 1.2 Pin Description for RC32334 (Part 4 of 7)

These interrupt inputs are active low to the CPU. cpu_coldreset_n Input L — **CPU Cold Reset** This active-low signal is asserted to the RC32334 after V_{cc} becomes valid on the initial power-up. The
Reset initialization vectors for the RC32334 are latched by cold reset. cpu_dt_r_n \vert Output | Z | — CPU Direction Transmit/Receive This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. Requires external pull-up. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.

Table 1.2 Pin Description for RC32334 (Part 5 of 7)

Table 1.2 Pin Description for RC32334 (Part 6 of 7)

Table 1.2 Pin Description for RC32334 (Part 7 of 7)

Pin Description Table — RC32332

The following table lists the pins provided on the RC32332. Note that those pin names followed by "_n" are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Table 1.3 Pin Description for RC32332 (Part 1 of 6)

Table 1.3 Pin Description for RC32332 (Part 2 of 6)

SDRAM Control Interface

Table 1.3 Pin Description for RC32332 (Part 3 of 6)

Table 1.3 Pin Description for RC32332 (Part 4 of 6)

Table 1.3 Pin Description for RC32332 (Part 5 of 6)

Table 1.3 Pin Description for RC32332 (Part 6 of 6)

RC32334 Device Overview Logic Diagram — RC32334

Logic Diagram — RC32334

Logic Diagram — RC32332

Figure 1.6 Logic Diagram for RC32332

The RC32334 divides the physical address range into 12 distinctive regions and decodes the address generated by the CPU to determine which region is being accessed. The RC32334 integrated processor allows rearrangement of the memory map for particular embedded applications such as systems with SRAM main memory. Typical RC32334 systems use the following memory map.

Table 1.4 RC32334 Typical Memory Map

^{1.} Multiple memory regions may need to be placed within the larger RISCore 32300 port size regions.

Note: Typical values are values a programmer might use. They are not necessarily the default values at reset.

RC32334 Internal Register Map Addresses and Definitions

Important User's Note: If required, the internal register addresses listed below can be changed by the reset initialization mode—from base 1800_0000 to base 1900_0000. Non-boot mode, PCI-boot mode, and Standard-boot mode sequence settings are provided in the Reset group of the RC32334 Pin Descriptions, [Table 1.2](#page-37-0).

This section does not include the RC32300 CPU core internal registers. For more details on the RC32300 CPU core registers, see Chapter 2, which describes the registers inside of the CPU core.

BIU Control Registers

 The BIU Control registers are special interface registers used to control the bus access and bus error functions of the interface unit.

Table 1.5 Internal Address Map for BIU Control Registers

Base Address and Base Mask Registers

 These registers are used to select the address to be decoded for memory banks 0,1, 2 or 3. The base address registers determine the starting location of a particular memory chip select, and the mask registers are used for address bit comparison and chip select activation. Functional descriptions of these registers are provided in Chapters 9 and 11.

Table 1.6 Internal Address Map for Memory and DRAM Base Address and Base Mask Registers

Notes | Memory Control Registers

These registers provide control of the memory resource options, such as type, size, and wait-state assertion for banks 0 through 5. Register definitions and descriptions are provided in Chapter 10, Memory Controller.

Table 1.7 Internal Address Map for Memory Control Registers

DRAM Memory Controller Registers

These registers direct control of the DRAM resources. Resource specific definitions and descriptions are included in Chapter 11, Synchronous DRAM Controller.

Table 1.8 Internal Address Map for DRAM Memory Controller Registers

Expansion Interrupt Registers

 These register groups manage the interrupts. Each grouping has 3 registers: interrupt pending, interrupt mask and interrupt clear. The register function is the same from group to group; however, each interrupt is group specific. Register definitions are provided in Chapter 14, Expansion Interrupt Controller.

Table 1.9 Internal Address Mapping of Expansion Interrupt Registers (Part 1 of 2)

RC32334 Device Overview RC32334 Internal Register Map Addresses and Definitions

www.DataSheet4U.com

Table 1.9 Internal Address Mapping of Expansion Interrupt Registers (Part 2 of 2)

Notes | Programmable I/O Registers

 These registers allow I/O programmability between internal peripheral and general purpose functions. Register definitions and user operations are provided in Chapter 15, Programmable I/O (PIO) Controller.

Table 1.10 Internal Address Mapping of Programmable I/O Registers

Timer Controller Registers

 These registers provide user programmability between the RC32334's real-time and time-slice clock functions. Five dedicated timer functions are also programmed through the separate count, compare and control registers. Register definitions and functional overview information is provided in Chapter 16, Timer Controller.

Table 1.11 Internal Address Mapping of Timer Controller Registers (Part 1 of 2)

RC32334 Device Overview RC32334 Internal Register Map Addresses and Definitions

Notes

www.DataSheet4U.com

Table 1.11 Internal Address Mapping of Timer Controller Registers (Part 2 of 2)

UART Control Registers

 These registers enable UART functionality such as interrupt indication, data flow modes, and data receive/transmit formats. Programming the PIO controller (see Chapter 15) enables the RC32334's two identical 16550 compatible UARTs. UART registers are defined and described in more detail in Chapter 17, UART Controller.

Table 1.12 Internal Address Mapping of UART 0 Registers

Notes

Table 1.13 Internal Address Mapping of UART 1 Registers

Note: [Table 1.13](#page-58-0) does not apply to the RC32332.

Serial Peripheral Interface Registers

These registers enable SPI functionality. For more detailed information, see Chapter 18, "Serial Peripheral Interface."

Table 1.14 Internal Address Mapping of SPI Registers

DMA Control Registers

These registers determine channel usage, data transfer modes, and descriptor ownership of the four general purpose DMA channels. As programmed, each channel can move data between the source and destination ports, such as system memory, PCI, or I/O devices. [Chapter 13](#page-240-0) provides detailed programming information for the DMA registers.

Notes

www.DataSheet4U.com

Table 1.15 Internal Address Mapping of DMA Channel 0 Registers

Table 1.16 Internal Address Mapping of DMA Channel 1 Registers

Table 1.17 Internal Address Mapping of DMA Channel 2 Registers

RC32334 Device Overview RC32334 Internal Register Map Addresses and Definitions

Notes

www.DataSheet4U.com

Table 1.18 Internal Address Mapping of DMA Channel 3 Registers

PCI Interface Control Registers

These registers configure system functions or modes and provide access to local memory via the PCI bus. More detailed register definitions and descriptions are provided in [Chapter 12,](#page-206-0) [PCI Interface Controller.](#page-206-1)

Table 1.19 Internal Address Mapping of PCI Interface Control Registers (Part 1 of 2)

RC32334 Device Overview RC32334 Internal Register Map Addresses and Definitions

Notes

Table 1.19 Internal Address Mapping of PCI Interface Control Registers (Part 2 of 2)

www.DataSheet4U.com

RC32300 CPU Core

Notes

Introduction

Targeted to a variety of software intensive embedded applications, the RC32334 is a member of the Integrated Device Technology, Inc. (IDT) RISController series of Embedded Microprocessors. It is based on the RC32300 CPU core. The RISCore 32300 CPU core continues IDT'S tradition of high-performance through high-speed pipelines, high-bandwidth caches and bus interface, MIPS application specific architectural extensions.

The RC32334 supports a wide variety of embedded processor-based applications, such as communications equipment (low-end routers, gateways, switches, cellular base stations) and digital consumer systems (internet appliances).

Performance Overview

The RC32334 brings RISCore 4000 family performance levels to lower cost systems. High performance is preserved by retaining large on-chip two-way set-associative caches, a streamlined high-speed pipeline, high-bandwidth and facilities such as early restart for data cache misses.

An array of development tools as well as integrated in-circuit emulation support facilitates rapid development of RC32334-based systems, allowing a wide variety of customers to take advantage of the processor's high-performance capabilities while maintaining short time-to-market goals. Also, being upwardly software compatible with the RISCore 3000 family, the RC32334 will serve in many of the same applications. The RC32334 also supports applications that require integer digital signal processing (DSP) functions.

RC32300 CPU Core Features

- *High-performance embedded 32-bit RISCore 32300microprocessor – Based on Enhanced MIPS-II RISC architecture – Scalar 5-stage pipeline minimizes branch and load delays*
	-
	-
- *Enhanced MIPS-II instruction set architecture*
-
-
- MIPS-IV compatible conditional move instructions
MIPS-IV superset PREF (prefetch) instruction
Fast multiplier with atomic multiply-add, multiply-sub
Count leading zero/one instructions
-
- *Large, efficient on-chip caches*
-
-
-
- Separate 8kB Instruction cache and 2kB Data cache
2-way set associative
Write-back and write-through support on a per page basis
Optional cache locking, with per line resolution, to facilitate deterministic response
Simult
-
- *Flexible RC4000 compatible MMU with 32-page TLB*
	-
-
-
- *– Variable page size – Enhanced write algorithm support – Variable number of locked entries – No performance penalty for address translation*
- *Improved real-time support*
	- *– Fast interrupt decode*
- *Low-power operation*
- *– Active power management: powers down inactive units*
- *Enhanced JTAG interface for system debug using external, low-cost in-circuit emulator (ICE) equipment*

- **Notes** *On-chip debug port (compatible with EJTAG standard)*
	- *MIPS architecture ensures applications software compatibility throughout the RISController series of embedded processors, and availability of a broad range of complementary hardware and software products from third parties.*

RC32300 CPU Overview

The RC32300 CPU core has a level of integration designed for high-performance and high bandwidth computing. Key elements of the CPU core are illustrated in the block diagram provided in [Figure 2.1.](#page-63-0) An overview on these features follows, with more detailed explanations provided in subsequent chapters.

Figure 2.1 RC32300 CPU Core Block

CPU Registers

The RC32300 CPU core includes thirty-two general-purpose 32-bit registers. These registers are used for scalar integer operations and address calculation.

The register file consists of two read ports and two write ports, and it is fully bypassed to minimize operation latency in the pipeline.

Figure 2.2 RC32300 Registers

Two of the CPU general purpose registers have the following assigned functions:

◆ *r0 is hardwired to a value of zero and can be used as the target register for any instruction whose result is to be discarded. r0 can also be used as a source when a zero value is required.*

www.DataSheet4U.com

Notes \bullet ^{*r31 is used as an implicit return destination address register by the JAL and BAL series of instruc-*} *tions.*

> Also, two multiply/divide registers (HI/LO) store the product of integer multiply operations or the quotient (in LO) and remainder (in HI) of integer divide operations. The RISCore 32300 CPU core does not have a Program Status Word (PSW) register, so the function traditionally covered by PSW is handled by the Cause and Status registers in the System Control Coprocessor (CPO). CPO also has a number of special purpose registers that are used in conjunction with the memory management system and during exception processing.

> The RISCore 32300 implements the Enhanced MIPS-II instruction set architecture (ISA) whose features include:

- ◆ *PREF operation, with various hint subfields*
- ◆ *Conditional move instructions*
- ◆ *MAD, MUL and MSUB instructions incorporated in the integer multiply units, used to perform multiply accumulate and multiply subtract operations*
- ◆ *Count Leading Ones (CLO) and Count Leading Zeros (CLZ) instructions.*

These features come together to make the controller well suited to applications requiring the use of some DSP algorithms.

Configuration

During hardware reset, the RC32300's byte ordering is configurable into either a *big-endian* or *littleendian* convention. When configured as a big-endian system, byte 0 is always the most significant (leftmost) byte in a word (see [Figure 2.3](#page-64-0)). However, when configured as a little-endian system, byte 0 is always the least significant (rightmost) byte in a word (see [Figure 2.4\)](#page-64-1).

Figure 2.4 Little-Endian Byte Ordering Convention

Notes CP0 Considerations

CP0 is responsible for address translation as well as cache attribute and exception management, and in the MIPS architecture, CP0 functions are allowed to vary by implementation. The RC32334 implements an RISCore 4000 family compatible CP0. Specific details on the CP0 registers implemented by the RC32300 are provided in [Chapter 6,](#page-90-0) [CPU Exception Processing.](#page-90-1)

Memory Management Unit (MMU)

The RC32334's MMU is modeled after the MMU found in the RISCore 4000 family and includes the Translation Lookaside Buffer (TLB). This MMU offers the following advantages, relative to the traditional RISCore 3000 family MMU:

- ◆ *Variable page size*
- ◆ *Enhanced Write Algorithm support*
- ◆ *Mapping of a larger portion of the virtual address space*
- ◆ *Variable number of locked entries*

On-chip Instruction and Data Caches

The RC32300 CPU core incorporates separate instruction (I-cache) and data caches (D-cache) that can be accessed in a single processor cycle. Each cache has its own 32-bit data path and can be accessed in the same pipeline clock cycle. The RC32300 CPU core supports a cache-locking feature, which is implemented on a "per-line basis," enabling the system designer to maximize the system's cache efficiency.

Power Reduction Mode

The RISCore 32300 is a static design and supports a WAIT instruction that is designed to signal the rest of the chip that execution and clocking should be halted, reducing system power consumption during idle periods.

Standby Mode Operation

Executing the WAIT instruction enables interrupts and enters Standby Mode. When the WAIT instruction finishes the W pipe-stage, if the bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, and some of the input pins (cpu_nmi_n, cpu_int_n[5:4], [2:0], cpu coldreset n) will continue to run. If the internal IP bus is not idle when the WAIT instruction finishes the W pipe-stage, the WAIT is treated as a NOP. Once the CPU enters Standby Mode, any interrupt, including the internally generated timer interrupt, will cause the CPU to exit Standby Mode.

CPU Instruction Set **Overview**

Notes

Introduction

This chapter provides a general overview on the three CPU instruction set formats of the MIPS architecture: Immediate, Jump, and Register. For descriptions of the new instruction sets implemented in this device, refer to [Appendix A,](#page-376-0) [RC32300 CPU Core Enhancements to MIPS II ISA](#page-376-1), in this manual. For more details on a specific CPU core instruction, refer to the *IDT MIPS Microprocessor Family Software Developer's Guide, Version 1.0*, December 1998*.*

CPU Instruction Formats

Each CPU instruction consists of a single 32-bit opcode, aligned on a word (4-byte) boundary. As shown in [Figure 3.1,](#page-66-0) there are three CPU instruction formats:

- ◆ *Immediate (I-type)*
- ◆ *Jump (J-type)*
- ◆ *Register (R-type)*

Limiting instruction format types to three simplifies instruction decoding (thus higher frequency operations) and allows the compiler to synthesize more complicated (and less frequently used) operations and addressing modes.

Figure 3.1 CPU Instruction Formats

Notes For all MIPS processors, system control is implemented as Coprocessor 0 (CP0), the System Control Coprocessor. In the MIPS architecture, coprocessor instructions are implementation dependent. For detailed descriptions of individual Coprocessor 0 instructions, refer to the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Load and Store Instructions (I-type)

 Load and store are immediate (I-type) instructions that move data between memory and the general registers. The only addressing mode that load and store instructions directly support is *base register plus 16-bit signed immediate offset*.

Scheduling a Load Delay Slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed load instruction*. The instruction slot immediately following this delayed load instruction is referred to as the *load delay slot*.

In the RC32334 processor, the instruction immediately following a load instruction can request the contents of the loaded register; however, in such cases, hardware interlocks may insert additional real cycles. Consequently, scheduling load delay slots can be desirable, both for performance and RC3000 processor family (e.g., R3051) compatibility. However, the scheduling of load delay slots is not absolutely required.

Defining Access Types

Access type indicates the size of an RC32334 processor data item to be loaded or stored, set by the load or store instruction opcode. Access types are defined in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed doubleword, which is shown in [Table 3.1](#page-67-0). Only the combinations shown in this table are permitted. Other combinations will cause address error exceptions.

Access Type Mnemonic (Value)	Low Order Address Bits			Bytes Accessed							
	$\mathbf{2}$	1	Big Endian $(31$ 0) Byte				Little Endian (31…………0) Byte				
Word (3)	Ω	Ω	Ω	Ω	1	\mathfrak{p}	3	3	\mathfrak{p}	1	Ω
Triplebyte (2)	Ω	Ω	Ω	Ω	$\mathbf{1}$	$\overline{2}$			\mathfrak{p}	1	Ω
	Ω	Ω	1		$\mathbf{1}$	$\overline{2}$	3	3	$\overline{2}$	1	
Halfword (1)	0	Ω	0	Ω	$\mathbf{1}$					1	0
	Ω	1	$\mathbf{0}$			$\overline{2}$	3	3	$\overline{2}$		
Byte (0)	0	Ω	Ω	0							Ω
	0	Ω	1		1					1	
	0	1	Ω			\mathfrak{p}			\mathfrak{p}		
	Ω	1	$\mathbf{1}$				3	3			

Table 3.1 Permitted Address Combinations

CPU Instruction Set Overview Computational Instructions (R-type and I-type)

Notes Computational Instructions (R-type and I-type)

Computational instructions can be in either the register (R-type) or immediate (I-type) formats. In the Rtype format, both operands are registers; in the I-type format, one operand is a 16-bit immediate.

Computational instructions perform arithmetic, logical, shift, multiply, and divide operations on register values and fit in the following four categories:

- ◆ *ALU Immediate instructions*
- ◆ *Three-Operand Register-Type instructions*
- ◆ *Shift instructions*
- ◆ *Multiply and divide instructions*

Operations with 32-bit Operands

Operands to 32-bit operand opcodes must be in sign-extended form. 32-bit operand opcodes include all non-doubleword operations, such as: ADD, ADDU, SUB, SUBU, ADDI, SLL, SRL, SRA, SLLV, etc. The result of operations that use incorrect sign-extended 32-bit values is unpredictable.

Cycle Timing for Multiply and Divide Instructions

 If necessary, RC32334 hardware *interlocks* to allow complete execution of the multiply and divide instructions. For example, MFHI and MFLO instructions are interlocked so that any attempt to read or execute them prior to the completion of previously issued multiply or divide instructions will be delayed.

[Table 3.2](#page-68-0) lists the number of processor cycles (PCycles) required to resolve an interlock or stall between various multiply or divide instructions and a subsequent MFHI or MFLO instruction. Specific details on the MFHI or MFLO instructions are provided in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Table 3.2 Performance Levels of MUL/DIV and New Instructions

 1 . Latency refers to the number of cycles before a result is available.

^{2.} Repeat refers to the number of cycles before an operation can be re- issued.

^{3.} Stall refers to the number of cycles that the CPU delays the pipeline.

Jump & Branch Instructions (J-type and R-type)

Jump and Branch instructions change a program's control flow. All jump and branch instructions occur with a delay of one instruction: The instruction immediately following the jump or branch (known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

Overview of Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In the J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

CPU Instruction Set Overview Special Instructions (R-type)

Notes **Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or** Jump and Link Register instructions (both of which are R-type instructions that take the 32-bit or 64-bit byte address contained in one of the general purpose registers).

Overview of Branch Instructions

A branch instruction is a jump to a specified memory location and has an architectural delay of one instruction. All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifts left 2 bits and is sign-extended to 32 bits).

When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. There are two versions of Conditional branches, and each one treats the instruction in the delay slot differently. The "branch" instructions will execute the instruction in the delay slot, but the "branch likely" instructions do not. If a conditional branch likely is not taken, the instruction in the delay slot is nullified. For regular conditional branches, the delay slot is always executed.

Special Instructions (R-type)

Special instructions allow the software to initiate traps. Trap instructions cause exceptions conditionally based upon the result of a comparison. These special instructions are always R-type. For more information about special instructions, refer to the individual instruction as described in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Exception Instructions

Exception instructions are extensions to the MIPS ISA and cause an exception that will transfer control to a software exception handler in the kernel. System call and breakpoint instructions cause exceptions unconditionally. For more information about specific exception instructions, refer to the individual instruction as described in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Coprocessor Instructions (I-type)

Coprocessor instructions perform operations in their respective coprocessors. Coprocessor loads and stores are I-type, and coprocessor computational instructions have coprocessor-dependent formats.

CP0 instructions perform operations specifically on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor.

Summary of CPU Supported Instruction Sets

The tables that follow list instructions supported by the RC32300 CPU core. Load and Store Instructions are listed in [Table 3.3,](#page-69-0) Arithmetic Instructions (ALU Immediate) in [Table 3.4,](#page-70-0) Arithmetic Instructions (3- Operand, R-Type) in [Table 3.5,](#page-70-1) Multiply, Divide and DSP Instructions are in [Table 3.6](#page-71-0), Jump and Branch Instructions are in [Table 3.7](#page-71-1), Shift Instructions are in [Table 3.8](#page-72-0), Coprocessor Instructions are in [Table 3.9,](#page-72-1) Special Instructions are listed in [Table 3.10](#page-72-2), Exception and CP0 Instructions are listed in [Table 3.11](#page-73-0) and [Table 3.12.](#page-73-1)

Table 3.3 Load and Store Instructions (Part 1 of 2)

CPU Instruction Set Overview Summary of CPU Supported Instruction Sets

Notes

www.DataSheet4U.com

Table 3.3 Load and Store Instructions (Part 2 of 2)

PREF Prefetch IV Prefetch IV PREF IV PREF IV PREF

Table 3.4 Arithmetic Instructions (ALU Immediate)

Table 3.5 Arithmetic Instructions (3-Operand, R-Type)

٦

Table 3.6 Multiply, Divide and DSP Instructions

Table 3.7 Jump and Branch Instructions (Part 1 of 2)
CPU Instruction Set Overview

Notes

Table 3.7 Jump and Branch Instructions (Part 2 of 2)

Table 3.8 Shift Instructions

Table 3.9 Coprocessor Instructions

Table 3.10 Special Instructions

Table 3.11 Exception Instructions

Table 3.12 CP0 Instructions

CPU Pipeline Architecture

Notes

Introduction

The RISCore 32300 uses a 5-stage instruction pipeline, similar to the RISCore 3000 and RISCore 4000 families. The simplicity of this pipeline enables the processor to achieve high frequency while minimizing device complexity. The RISCore 32300 core supports limited out-of-order execution.

The RISCore 32300 pipeline also performs virtual-to-physical address translation in parallel with cache access. Additional enhancements such as prefetch operations and two new instructions allow the RC32334 to be a lower cost and lower power device than super-scalar or super-pipelined processors.

The 5-stage instruction pipeline is illustrated in [Figure 4.1](#page-74-0).

Figure 4.1 Instruction Pipeline Stages

CPU Pipeline Stages

This section describes each of the phases of the five pipeline stages. Each stage has 2 phases:

- ◆ *1I Instruction Fetch, Phase one*
- ◆ *2I Instruction Fetch, Phase two*
- ◆ *1R Register Fetch, Phase one*

- Notes ◆ *2R Register Fetch, Phase two*
	- ◆ *1A Execution, Phase one*
	- ◆ *2A Execution, Phase two*
	- ◆ *1D Data Fetch, Phase one*
	- ◆ *2D Data Fetch, Phase two*
	- ◆ *1W Write Back, Phase one*
	- ◆ *2W Write Back, Phase two*

1I - Instruction Fetch, Phase One

The instruction address translation begins during the 1I phase.

2I - Instruction Fetch, Phase Two

During the 2I phase, the instruction cache fetch begins and the instruction address translation continues.

1R - Register Fetch, Phase One

During the 1R phase, the following occurs:

- ◆ *The instruction cache fetch finishes.*
- ◆ *The instruction cache tag is checked against the physical page frame number obtained from the address translation.*

2R - Register Fetch, Phase Two

During the 2R phase, the following occurs:

- ◆ *The instruction decoder decodes the instruction.*
- ◆ *Any required operands are fetched from the register file.*
- ◆ *Make a decision to either issue or slip (for an interlock condition).*
- ◆ *For a branch, the branch address is calculated.*

1A - Execution, Phase One

During the 1A phase, one of the following occurs:

- ◆ *Any result from the A or D stages are bypassed.*
- ◆ *The arithmetic logic unit (ALU) starts the integer arithmetic, logical or shift operation.*
- ◆ *The ALU calculates the data virtual address for load and store instructions.*
- ◆ *The ALU determines whether the branch condition is true.*

2A - Execution, Phase Two

During the 2A phase, one of the following occurs:

- ◆ *The integer arithmetic, logical or shift operation will complete.*
- ◆ *A data cache access will start.*
- ◆ *Store data is shifted to the specified byte position(s).*
- ◆ *The data virtual to physical address translation will start.*

1D - Data Fetch, Phase One

During the 1D phase, one of the following occurs:

- ◆ *The data cache access will continue.*
- ◆ *The data address translation completes.*

Notes 2D - Data Fetch, Phase Two

During the 2D phase, the data cache access will finish and the data is then shifted down and extended. The data cache tag is checked against the physical address for any data cache access.

1W - Write Back, Phase One

The processor uses this phase internally to resolve all exceptions in preparation for the register file write.

2W - Write Back, Phase Two

For register-to-register and load instructions, the result is written back to the register file during the 2W stage. Branch instructions perform no operation during this stage.

[Figure 4.2](#page-76-0) shows the activities occurring during each ALU pipeline stage, for load, store, and branch instructions.

Figure 4.2 Pipeline Activities

Branch Delay

The CPU pipeline has a branch delay of one cycle and a load delay of one cycle. The one-cycle branch delay is a result of the branch decision logic operating during the 1A pipeline phase of the branch instruction. This allows the branch target address calculated in the previous phase to be used for the instruction access in the following "1I" phase.

CPU Pipeline Architecture Load Delay

Notes The pipeline will begin the fetch of the branch path as well as the fall-through path in the cycle following the delay slot. After the branch decision is made, the processor will continue with the fetch of either the branch path (for a taken branch) or the fall-through path (for the non-taken branch).

[Figure 4.3](#page-77-0) illustrates the branch delay.

Figure 4.3 CPU Pipeline Branch Delay

Load Delay

The completion of a load at the end of the 2D pipeline phase produces an operand that is available for the 1A pipeline phase of the instruction following the load delay slot.

[Figure 4.4](#page-77-1) shows the load delay of one pipeline cycle.

Figure 4.4 CPU Pipeline Load Delay

Interlock and Exception Handling

When cache misses or exceptions occur or when data dependencies are detected, smooth pipeline flow is interrupted. These interruptions are either handled through hardware or software methods. Softwaremanaged interruptions are known as exceptions; hardware-handled interruptions—such as cache misses are referred to as interlocks and occur as either stalls or slips.

Resolving a stall requires halting the pipeline; slips require the back end of the pipeline to advance while the front end of the pipeline is held static.

During all active instructions, exception and interlock conditions are checked for at each pipeline cycle. Because each exception or interlock condition corresponds to a particular pipeline stage, a condition can be traced back to the particular instruction in the exception/interlock stage. For instance, a Reserved Instruction (RI) exception is raised in the execution (A) stage.

Notes Exception Conditions

When an exception condition occurs, the relevant instruction and all instructions that follow are cancelled. Accordingly, any stall conditions—and any later exception conditions that may have referenced this instruction—are inhibited; there is no benefit in servicing stalls for a cancelled instruction.

When an exceptional condition is detected for an instruction, the RC32334 kills it and all instructions that follow. When this instruction reaches the W stage, the exception flag causes it to write various CP0 registers with the exception state, change the current PC to the appropriate exception vector address, and clear the exception bits of earlier pipeline stages.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus, the value in the EPC is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

[Figure 4.5](#page-78-0) shows the exception detection procedure (for example, a reserved instruction exception).

Figure 4.5 Exception Detection

Stall Conditions

Stalls are used to stop the pipeline for conditions detected after the R pipe-stage. When a stall occurs, the processor will resolve the condition and then the pipeline will continue. [Figure 4.6](#page-78-1) illustrates a data cache miss stall.

Notes As shown, the data cache miss is detected in the D pipe stage. If the cache line to be replaced is dirtythe W bit is set—the data is moved to the internal write buffer in the next cycle.

> The first doubleword of data is returned to the cache in 3 and the pipeline will then restart. The remainder of the cache line is returned in the subsequent cycles. The data to be written back will be returned to memory some time after the entire new cache line is returned.

Slip Conditions

During the 2R and 1A pipe-stages, internal logic will determine whether it is possible to start the current instruction in this cycle. If all of the source operands are available (either from the register file or via the internal bypass logic) and all the hardware resources necessary to complete the instruction will be available at the necessary time(s), then the instruction "issues"; otherwise, the instruction will "slip".

Slipped instructions are retried on subsequent cycles until they issue. The back end of the pipeline (stages D and W) will advance normally during slips in an attempt to resolve the conflict. "NOPS" will be inserted into the bubble in the pipeline. Instructions killed by branch likely instructions, ERET or exceptions will not cause slips. [Figure 4.7](#page-79-0) shows an instruction cache miss.

Figure 4.7 Instruction Cache Miss

As shown in [Figure 4.7](#page-79-0), instruction cache misses are detected in the R stage and the pipeline slips in its A stage. There can never be a write-back required for an instruction cache miss since dirty data can not exist in the I cache.

Writes are not allowed to the I-cache. Note that early restart is not employed for instruction cache misses. The requested cache line will be loaded into the cache in its entirety and, after that, the pipeline will restart.

Memory Management

Notes

Introduction

The Memory Management Unit (MMU) of the RC32334 is modeled after the MMU found in the R4000 families and generates typical translation lookaside buffer (TLB) exceptions such as TLB refill, TLB invalid, and TLB modified to the Integer Unit and offers the following advantages (relative to the traditional 32-bit R3000 style MMU):

- ◆ *Variable page size*
- ◆ *Enhanced Write Algorithm support*
- ◆ *Mapping of a larger portion of the virtual address space*
- ◆ *Variable number of locked entries*

Virtual-to-Physical Address Translation

[Figure 5.1](#page-80-0) illustrates the virtual-to-physical address translation of a 32-bit virtual address. The top section of the drawing shows a virtual address with a 12-bit—or 4kbyte—page size labelled *Offset*. The remaining 20 bits of the address represent the virtual page number (VPN) and index the 1M-entry page table.

The lower section of the drawing shows a virtual address with a 24-bit—or 16Mbyte—page size labelled *Offset*. The remaining 8 bits of the address represent the VPN and index a 256-entry memory-resident page table.

Notes | TLB Management

For fast virtual-to-physical address decoding, the RC32334 TLB is a fully associative on-chip memory device that contains 16 entries, to provide mapping to 16 odd and even page pairs of sizes varying from 4 KBytes to 16 MBytes. Each entry logically occupies a portion of a 128-bit frame work. Each field of a TLB entry has a corresponding field in the EntryHi, EntryLo0, EntryLo1, or PageMask registers.

The RC32334's TLB also contains information to control the cache coherency protocol for each page. Specifically, each page has attribute bits to determine whether the coherency algorithm is uncached, noncoherent write-back, or non-coherent write-through no write-allocate.

www.DataSheet4U.com

Figure 5.2 TLB Register Format

Field	Description								
MASK	Page comparison mask								
VPN ₂	Virtual Page Number divided by two (maps to two pages)								
ASID	Address Space ID								
G	Global. If this bit set, then ignore the ASID								
PFN	Page Frame Number. Upper bit of physical address								
C	Specifies the Cache Algorithm to be used, as shown below:								
	C Value	Page Coherency Attribute							
	0	Cacheable, noncoherent, write-through, no write allocate							
	1	Cacheable, noncoherent, write-through, write allocate							
	\mathfrak{p}	Uncached							
	3	Cacheable, noncoherent, write-back							
	4:7	Reserved							
D	Dirty bit. This bit serves as a "write protect" bit								
\vee	Valid bit. It set, TLB is valid. Otherwise a TLB Miss occurs								
MCAT	Memory Controller Attributes. Reserved in RC32334 and must be written as '0'.								
Table 5.1 TLB Register Field Descriptions									

79RC32334/332 User Reference Manual 5 - 2
WWW.DataSheet41.com

Notes | MMU Register Descriptions

 The CP0 registers required to implement the RC32334 memory management unit are listed in [Table](#page-82-0) [5.2.](#page-82-0) For each register, format illustrations and complete descriptions follow the table.

Table 5.2 RC32334 MMU Registers

Index Register (0)

The *Index* register is a 32-bit, read/write register containing six bits to index an entry in the TLB. The high-order bit of the register shows the success or failure of a TLB Probe (TLBP) instruction. The *Index* register also specifies the TLB entry affected by TLB Read (TLBR) or TLB Write Index (TLBWI) instructions.

Note that the RC32334 contains a 16 entry TLB, while the Index register contains the capability to point to 64 TLB entries. In programming, the value written to the Index register must be in the valid range of the number of entries of the current device.

RC32334 implements additional bits in anticipation of derivative products. [Figure 5.3](#page-82-1) shows the format of the *Index* register; [Table 5.3](#page-82-2), which follows the figure, describes the contents of the *Index* register fields.

Figure 5.3 Index Register Format

Table 5.3 Index Register Field Descriptions

Notes | Random Register (1)

The *Random* register is a read-only register of which 4 bits index an entry in the TLB. This register decrements as each instruction executes, and its values range between an upper and a lower bound, as follows:

- ◆ *A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the Wired register).*
- ◆ *An upper bound is set by the total number of TLB entries. Thus the upper bound is 15 (The TLB entries are numbered from 0 to 15).*

Note: The RC32334 implements this register differently from the 64-bit family of RISControllers. The RC4000, RC5000, and RC645xx CPUs count both valid and invalid instructions. However, the RC32334 counts only valid instructions.

The *Random* register specifies the entry in the TLB that is affected by the TLB Write Random instruction. The register does not need to be read for this purpose (it is implicit in the instruction itself); however, the register is readable to verify proper operation of the processor.

To simplify testing, the *Random* register is set to the value of the upper bound upon system reset. This register is also set to the upper bound when the *Wired* register is written. [Figure 5.4](#page-83-0) shows the format of the *Random* register. [Table 5.4](#page-83-1) describes the contents of the *Random* register fields.

Figure 5.4 Random Register Format

Table 5.4 Random Register Field Descriptions

EntryLo0 (2), and EntryLo1 (3) Registers

The *EntryLo* register consists of two registers with identical formats:

- ◆ *EntryLo0 is used for even virtual pages.*
- ◆ *EntryLo1 is used for odd virtual pages.*

The *EntryLo0* and *EntryLo1* registers are read/write registers. They hold the physical page frame number (PFN) of the TLB entry for even and odd pages, respectively, when performing TLB read and write operations.

 [Figure 5.5](#page-83-2) shows the format of this register. [Table 5.5](#page-84-0) provides descriptions for the fields of this register.

Figure 5.5 EntryLo0 and EntryLo1 Register Formats

79RC32334/332 User Reference Manual 5 - 4 June 4, 2002

Table 5.5 EntryLo0 and EntryLo1 Register Field Descriptions

The TLB page coherency attribute (*C*) bits specify whether references to the page should be cached. If cached, the algorithm selects between several coherency attributes.

[Table 5.6](#page-84-1) lists the coherency attributes that can be selected by the C bits.

Table 5.6 TLB Page Coherency Attributes

Context Register (4)

The *Context* register is a read/write register that contains the pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the CPU loads the TLB with the missing translation from the PTE array.

Normally, the operating system uses the *Context* register to address the current page map that resides in the kernel-mapped segment. The *Context* register duplicates some of the information provided in the *BadVAddr* register, but the information is arranged in a form that is more useful for a software TLB exception handler.

[Figure 5.6](#page-84-2) illustrates the format of the *Context* register. [Table 5.7](#page-84-3) provides the descriptions of the *Context* register fields.

Figure 5.6 Context Register Format

79RC32334/332 User Reference Manual 5 - 5 June 4, 2002

Notes The 19-bit *BadVPN2* field contains bits 31:13 of the virtual address that caused the TLB miss. Bit 12 is excluded because a single TLB entry maps to an even/odd page pair. For a 4-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

PageMask Register (5)

The *PageMask* register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the variable page size for each TLB entry, as shown in the following table.

TLB read and write operations use this register as either a source or a destination. When virtual addresses are presented for translation into physical address, the corresponding bits in the TLB identify which virtual address bits, among bits 24:13, are to be used in the comparison. When the *Mask* field is not one of the values shown below, the operation of the TLB is undefined.

Figure 5.7 PageMask Register Format

Table 5.8 PageMask Register Field Descriptions

Note: For the RC32334 the Memory Controller Attributes (MCAT) fields perform no user valid function. For this device, these bit fields must be written as '0'.

Wired Register (6)

The *Wired* register is a read/write register that specifies the boundary between the *wired* and *random* entries of the TLB, as shown in [Figure 5.8.](#page-86-0) "Wired" entries are nonreplaceable entries, which cannot be overwritten by a TLB write random operation. "Random" entries can be overwritten. Thus, the Wired register specifies the smallest value taken by the Random register.

Note: The Index register is not affected by the Wired register. The Index register can still point to and be used to overwrite either "Random" or "Wired" TLB entries.

Figure 5.8 Diagram Showing Ranges of Wired and Random Entries

The *Wired* register is set to 0 upon system reset. Writing to this register also sets the *Random* register to the value of its upper bound (see *Random* register format in [Figure 5.4](#page-83-0) and [Table 5.4](#page-83-1)). [Figure 5.9](#page-86-1) shows the format of the *Wired* register, and [Table 5.9](#page-86-2) lists the contents of this register's fields.

Figure 5.9 Wired Register Format

Table 5.9 Wired Register Field Descriptions

Note that the RISCore 32300 CPU core contains a 16 entry TLB and that the Wired register contains the capability of indicating up to 64 TLB entries. In programming, the value written to the Wired register must be within the valid range of the number of entries of the current device. For future versions of this core, the RISCore 32300 CPU core implements additional bits.

Bad Virtual Address Register (BadVAddr) (8)

The Bad Virtual Address register (*BadVAddr*) is a read-only register that displays the most recent virtual address that caused one of the following exceptions:

- ◆ *Address Error (for example, unaligned access)*
- ◆ *TLB Invalid*
- ◆ *TLB Modified*
- ◆ *TLB Refill*
- ◆ *Virtual Coherency Data Access*
- ◆ *Virtual Coherency Instruction Fetch*

The processor does not write to the *BadVAddr* register when the *EXL* bit in the *Status* register is set to 1.

 [Figure 5.10](#page-87-0) shows the format of the *BadVAddr* register.

Figure 5.10 Bad Virtual Address Register (BadVAddr) Format

Note: The *BadVAddr* register does not retain information for bus errors, since bus errors are not addressing errors.

EntryHi Register (10)

The *EntryHi* register holds the high-order bits of a TLB entry for TLB read and write operations and is accessed by the TLB Probe, TLB Write Random, TLB Write Indexed, and TLB Read Indexed instructions.

When either a TLB refill, TLB invalid, or TLB modified exception occurs, the *EntryHi* register is loaded with the virtual page number pair (VPN2) and the ASID of the virtual address that did not have a matching TLB entry. [Table 5.10](#page-87-1) shows the Entry Hi register format and lists the field content descriptions.

Figure 5.11 EntryHi Register Format

Table 5.10 EntryHi Register Field Content Descriptions

Kernel/User Operating Modes and Addressing

The RC32300 CPU core supports both the Kernel and User operating modes. The operating system uses Kernel mode for privileged programs; User mode executes non-privileged programs. The CPU enters *Kernel* mode whenever an exception occurs and remains in this mode until the ERET (Exception Return) instruction is executed.

User Mode

The CPU is in User mode when the Status register has the following values:

- ◆ *UM bit is 1*
- ◆ *EXL bit is 0*
- \bullet *ERL bit is 0*

While in user mode, a single, uniform virtual address space of 2 Gbytes is available for the user's program. All references to this address space are mapped by the virtual address mapping mechanism described earlier. The cacheability is controlled by "cache mode" bits in the TLB.

Figure 5.12 Illustration of RC32334 User Mode Address Space

Kernel Mode

The CPU is in Kernel mode when the status register contains any one of the following bit-settings:

- ◆ *UM bit is 0*
- ◆ *EXL bit is 1*
- ◆ *ERL bit is 1*

While in Kernel Mode, the virtual address space is partitioned into the following segments:

◆ *kuseg*

 This virtual address space is selected if the most significant bit of the virtual address is cleared. This space covers the full 2 GBytes of the current user address space. The virtual address is extended with the contents of the ASID field to form unique virtual addresses.

◆ *kseg0*

This virtual address space is selected if the most significant three bits of virtual address are 100₂. References to kseg0 are not "mapped"; the physical address is calculated by subtracting 0x8000_0000 from the virtual address. Cacheability and coherency are controlled by the K0C field of the Configuration Register.

◆ *kseg1*

This virtual address space is selected if the most significant three bits of virtual address are 1012. References to kseg1 are not mapped; the physical address is calculated by subtracting 0xa000_0000 from the virtual address. Caches are always disabled for accesses to this space, and physical memory (or memory-mapped I/O device registers) are accessed directly.

◆ *kseg2*

This virtual address space is selected if the most significant 8 bits of virtual address are from c016 to fe16. This space covers the upper 1008 MBytes of kernel virtual address space. The virtual address is extended with the contents of the ASID field to form unique virtual addresses. These addresses are translated to a physical address through the TLB.

◆ *On-chip/ICE Registers (if the configuration register bit 3 is set to 0)*

The upper-most 16 MBytes of the virtual address is reserved for memory-mapped on-chip registers and In-Circuit Emulator space. On-chip memory controller and peripheral have their register set mapped into this address space.

If the configuration register bit 3 is set to 1, this space is considered as kseg2.

www.DataSheet4U.com

Figure 5.13 Illustration of RC32334 Kernel Mode Address Space

For complete field and content descriptions as well as virtual address locations for the Port Width and Bus Turnaround control registers, refer to Chapter 8 of this manual.

Introduction

The CPU exception process begins when the processor receives and detects exceptions from sources such as address translation errors, arithmetic overflows, I/O interrupts, and system calls.

CPU Exception Processing

Once an interrupt is detected, the processor suspends the normal instruction sequence and enters Kernel mode (information on system operating modes is located in [Chapter 5](#page-80-2)). The processor then disables interrupts and forces execution of a software exception processor (known as a handler), which is located at a fixed address.

The handler may save the context of the processor—including the program counter contents, the current operating mode (User or Kernel mode), and the interrupt status (enabled or disabled)—so it can be restored when the exception has been serviced.

The RC32300 CPU core supports the following basic exceptions, which are listed from the highest to the lowest priority order:

- ◆ *Reset*
- ◆ *In-Circuit Emulation*
- ◆ *Soft Reset*
- ◆ *Nonmaskable Interrupt (NMI)*
- ◆ *Address Error caused by Instruction fetch*
- ◆ *Watch exception caused by Instruction fetch*
- ◆ *Cache Error caused by Instruction fetch*
- ◆ *Bus Error caused by Instruction fetch*
- ◆ *Integer Overflow, Trap, System Call, Breakpoint, Reserved Instruction, Coprocessor Unusable*
- ◆ *Address Error caused by Data access*
- ◆ *Cache Error caused by Data access*
- ◆ *Watch exception caused by Data access*
- **Bus Error caused by Data access**
- ◆ *Interrupt*

Exception Processing Registers

Support for the basic exceptions listed above is implemented through the CP0 exception processing registers, which assist by retaining address, cause and status information.

For example, when an exception occurs, the CPU loads register 14—the Exception Program Counter (EPC) register—with a location from which execution can restart after the exception has been handled. The restart location loaded into the EPC register is either the address of the instruction that caused the exception or the address of the branch instruction immediately preceding the delay slot, if the instruction was executing in a branch delay slot.

A list of basic CP0 registers is given in [Table 6.1](#page-91-0). Following the table, a brief operational description of each exception register is provided. Those listed as MMU registers are discussed further in [Chapter 5,](#page-80-2) "[Memory Management](#page-80-1)."

www.DataSheet4U.com

Table 6.1 Basic CP0 Registers

Count Register (9)

The *Count* register is a read/write register that acts as a timer, incrementing at a constant rate—half the maximum instruction issue rate—whether or not an instruction is executed, retired, or any forward progress is made through the pipeline.

This register can be written to for either diagnostic purposes or system initialization; for example, to synchronize processors. [Figure 6.1](#page-91-1) shows the format of the *Count* register.

Figure 6.1 Count Register Format

and Compare Register (11)

The *Compare* register acts as a timer (also see the *Count* register), and it maintains a stable value that does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, interrupt bit *IP(7)* in the *Cause* register is set to initiate a timer interrupt, which causes an interrupt as soon as it's enabled.

Writing a value to the *Compare* register clears the timer interrupt. For diagnostic purposes, the *Compare* register is both a read and write register. However, during normal operations, the *Compare* register is a write only. The format of the compare register is shown in [Figure 6.2.](#page-92-0)

Status Register (12)

The *Status* register (SR) is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. [Figure 6.3](#page-92-1) shows the format of the entire register. The following bulleted items provide details on the more important *Status* register fields:

- ◆ *The 8-bit Interrupt Mask (IM) field controls the individual enabling of eight interrupt conditions. Interrupts must be generally enabled before they can cause the exception (IE set), and the corresponding bits are set in both the Interrupt Mask field of the Status register and the Interrupt Pending (IP) field of the Cause register (for more information, refer to the Interrupt Pending (IP) field of the Cause register).IM[1:0] are the masks for the two software interrupts and IM[7:2] correspond to Int[5:0].*
- The 4-bit Coprocessor Usability (CU) field controls the usability of 4 possible coprocessors. *Regardless of the CU0 bit setting, CP0 is always usable in Kernel mode. For all other cases, an instruction for or access to an unusable coprocessor causes an exception.*
- ◆ *The 9-bit Diagnostic Status (DS) field (Status[24:16]) is used for self-testing and checks the cache and virtual memory system.*
- The Reverse-Endian (RE) bit, bit 25, reverses the endianness of the machine. At system reset, the *processor can be configured as either little-endian or big-endian. This selection is always used in Kernel and Supervisor modes, and also in User mode when the RE bit is 0. Setting the RE bit to 1 inverts the User mode endianness.*

Figure 6.3 Status Register Format

[Table 6.2](#page-93-0) lists the descriptions for the Status register's fields.

CPU Exception Processing **Exception Processing Registers**

Notes

Figure 6.4 Cause Register Format

Table 6.3 Cause Register Field Descriptions

Table 6.4 Cause Register ExcCode Field

www.DataSheet4U.com

$\mathbf{E} = \begin{bmatrix} \mathbf{K} & \mathbf{K} \\ \mathbf{K} & \mathbf{K} \end{bmatrix}$ Exception Program Counter (EPC) Register (14)

The Exception Program Counter (*EPC*) is a read/write register that contains the address from which processing resumes after an exception has been serviced.

For synchronous exceptions, the *EPC* register contains either:

- ◆ *the virtual address of the instruction that was the direct cause of the exception, or*
- ◆ *the virtual address of the immediately preceding branch or jump instruction (when the instruction is in a branch delay slot, and the Branch Delay bit in the Cause register is set).*
- ◆ *For an imprecise exception, EPC contains the instruction of the address that recognized the exception and the address at which execution may be resumed.*

When the *EXL* bit in the *Status* register is set to 1, the processor does not write to the *EPC* register. [Figure 6.5](#page-96-0) shows the format of the *EPC* register.

Figure 6.5 EPC Register Format

Processor Revision Identifier (PRId) Register (15)

The 32-bit, read-only *Processor Revision Identifier* (*PRId*) register contains information identifying the implementation and revision level of the CPU and CP0.

[Figure 6.6](#page-96-1) illustrates the format of the *PRId* register.

Figure 6.6 PRId Register Format

[Table 6.5](#page-96-2) describes the contents of the *PRId* register fields.

Table 6.5 PRid Register Field Descriptions

The low-order byte (bits 7:0) of the *PRId* register is interpreted as a revision number, and the high-order byte (bits 15:8) is interpreted as an implementation number.

The implementation number of the RC32334 processor is 0x18. The content of the high-order halfword (bits 31:16) of the register is reserved and will return '0' when read. The revision number is stored as a value in the form *y.x*, where *y* is a major revision number in bits 7:4 and *x* is a minor revision number in bits 3:0.

The revision number can distinguish some chip revisions; however, there is no guarantee that changes to the chip will be reflected in the *PRId* register, or that changes to the revision number necessarily reflects software-visible chip changes. For this reason, these values are not listed and software should not rely on the revision number in the *PRId* register to characterize the chip. Certain attributes, such as cache size, are independent of implementation number.

Notes | Config Register (16)

The *Config* register specifies various configuration options selected on the RC32334 processor.

Some configuration options, as defined by *Config* bits 31:3, are set by the hardware during reset and are included in the *Config* register as read-only status bits for software access. The K0 field is the only read/ write field (as indicated by *Config* register bits 2:0) and is controlled by software. On reset, these fields are undefined.

[Figure 6.7](#page-97-0) shows the format of the *Config* register.

Figure 6.7 Config Register Format

[Table 6.6](#page-97-1) describes the contents of the *Config* register fields.

Table 6.6 Config Register Field Content Descriptions

Notes | IWatch Register (18)

The *IWatch* register is a read/write register that specifies an Instruction virtual address that causes a Watch exception. When VAddr_{31..2} of an instruction fetch matches IvAddr of this register, and the I bit is set, a Watch exception is taken. Matches that occur when EXL=1 or ERL=1 do not take the exception immediately and are instead postponed until both EXL and ERL are cleared. The priority of an IWatch exception is just below an Instruction Address Error exception. [Figure 6.8](#page-98-0) shows the format of the *IWatch* register.

Figure 6.8 IWatch Register Format

[Table 6.7](#page-98-1) describes the *IWatch* register fields

Table 6.7 Watch Register Field Description

DWatch Register (19)

The *DWatch* register is a read/write register that specifies the Data virtual address that caused a Watch exception. When VAddr_{31.3} of a load matches DvAddr of this register and the R bit is set, or when VAddr_{31, 3} of a store matches DvAddr of this register and the W bit is set, a Data Watch exception is taken.

Matches that occur when EXL=1 or ERL=1 do not immediately take the exception but are instead postponed until both EXL and ERL are cleared. The priority of a DWatch exception is just below a Data Address Error exception. DWatch exceptions do not occur on CACHE operations. The format of the *DWatch* register is shown in [Figure 6.9.](#page-98-2)

Figure 6.9 DWatch Register Format

[Table 6.8](#page-98-3) lists the contents of the *DWatch* register's fields.

Table 6.8 DWatch Register Field Descriptions

79RC32334/332 User Reference Manual 6 - 9 **1988 1999 12:334/332 User Reference Manual** 6 - 9 **1999 12:45**

Notes | Debug Exception Program Counter (DebugEPC) Register (23)

This register contains the address of the instruction to resume after the ICE Debug exception is handled.

Debug Register (24)

This register contains status and control bits for the ICE debug operation.

Error Checking and Correcting (ECC) Register (26)

The 8-bit *Error Checking and Correcting* (*ECC*) register reads or writes primary-cache data parity bits for cache initialization, cache diagnostics, or cache error processing. (Tag parity is loaded from and stored to the *TagLo* register). The *ECC* register is loaded by the Index Load Tag CACHE operation. The value of the ECC register is:

- ◆ *written into the primary data cache on store instructions (instead of the computed parity) when the CE bit of the Status register is set*
- ◆ *substituted for the computed instruction parity for the CACHE operation Fill*

To force a cache parity value, use the *Status CE* bit and the ECC register. [Figure 6.10](#page-99-0) shows the format of the *ECC* register.

Figure 6.10 ECC Register Format

[Table 6.9](#page-99-1) describes the contents of the ECC register fields

Table 6.9 ECC Register Field Descriptions

Cache Error (CacheErr) Register (27)

The 32-bit read-only *CacheErr* register processes parity errors in the primary cache. Parity errors cannot be corrected automatically.

The *CacheErr* register holds cache index and status bits that indicate the source and nature of the error. This register is loaded when a Cache Error exception is asserted. When a read response returns with bad parity this exception is also asserted. [Figure 6.11](#page-99-2) shows the format of the *CacheErr* register.

					31 30 29 28 27 26 25 24 23 22 21		
				ER EC ED ET ES EE EB 0 0 0		Sldx	Pldx
				1 1 1 1 1 1 1 1 1 1			

Figure 6.11 CacheErr Register

[Table 6.10](#page-99-3) provides descriptions on the contents of the *CacheErr* register fields.

Table 6.10 Cache Error Register Field Descriptions (Part 1 of 2)

Table 6.10 Cache Error Register Field Descriptions (Part 2 of 2)

TagLo Register (28)

The *TagLo* register is a 32-bit read/write register that holds the primary cache tag and parity during cache initialization, cache diagnostics, or cache error processing. The *TagLo* register is written by the CACHE and MTC0 instructions. The *P* field of this register is ignored on Index Store Tag operations. Parity is computed by the store operation.

[Figure 6.12](#page-100-0) shows the format of the TagLo register, for primary cache operations.

[Table 6.11](#page-100-1) lists the field definitions of the *TagLo* register.

Table 6.11 TagLo Register Field Descriptions

Table 6.12 Primary Cache State Values

Error Exception Program Counter (Error EPC) Register (30)

The register is similar to the *EPC* register, except that *ErrorEPC* is used on parity error exceptions (EXL set) and is also used to store the program counter (PC) on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions.

The read/write *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- ◆ *the virtual address of the instruction that caused the exception*
- ◆ *the virtual address of the immediately preceding branch or jump instruction, when this address is in a branch delay slot.*

There is no branch delay slot indication for the *ErrorEPC* register.

[Figure 6.13](#page-101-0) shows the format of the *ErrorEPC* register.

Processor Exceptions

This section describes the processor exceptions: the cause of each exception, its processing by the hardware, and servicing by a handler (software). The types of exception, with exception processing operations, are described in the next section.

Exception Types

This section gives sample exception handler operations for the following exception types:

- ◆ *reset*
- ◆ *soft reset*
- ◆ *nonmaskable interrupt (NMI)*
- ◆ *cache error*
- ◆ *remaining processor exceptions*

When the *EXL* bit in the *Status* register is 0, either User or Kernel operating mode is specified by the *UM* bits in the *Status* register. When the *EXL* bit or the *ERL* bit is a 1, the processor is in Kernel mode.

When the processor takes an exception, the *EXL* bit is set to 1, which means the system is in Kernel mode. After saving the appropriate state, the exception handler typically resets the *EXL* bit back to 0. When restoring the state and restarting, the handler sets the *EXL* bit back to 1, to inhibit subsequent interrupts. Returning from an exception also resets the *EXL* bit to 0.

In the following sections, sample hardware processes for various exceptions, are shown together with the servicing required by the handler (software).

Figure 6.14 General Exception Process

Priority of Exceptions

Although more than one exception can occur for a single instruction, only the exception with the highest priority will be reported. After the highest priority exceptions have been serviced, if lower priority exception conditions remain, they will be signalled and serviced at that time.

The remainder of this chapter describes exceptions—in the order of their priority—as shown in [Table 6.13.](#page-102-1)

Table 6.13 Exception Priority Order (highest to lowest)

Generally speaking, the exceptions that will be described in the following sections are handled ("processed") by hardware; these exceptions are then serviced by software.

Exception Vector Locations

The Reset, Soft Reset, and NMI exceptions are always vectored to location 0xBFC0 0000 (virtual address), corresponding to *kseg1*.

The debug exception for In-Circuit Emulator (ICE) is vectored to location 0xFF20_0200 (virtual address), corresponding to ICE space, if the ICE hardware is connected to the CPU (i.e. Configuration register ICE bit is set). Otherwise, this exception is vectored to location 0xBFC0_0480.

Addresses for all other exceptions are a combination of a *vector offset* and a *base address*. The base address is determined by the *BEV* bit of the *Status* register, as shown in [Table 6.16.](#page-103-0) [Table 6.14](#page-103-1) lists the vector offset that is added to the base address to create the exception address.

Table 6.14 Base Address Vector Offset

As shown in [Table 6.15](#page-103-2), when *BEV* = 0, the vector base for the Cache Error exception changes from *kseg0* (0x8000 0000) to *kseg1* (0xA000 0000).

When *BEV* = 1, the vector base for the Cache Error exception is 0xBFC00200. This is an uncached and unmapped space, allowing the exception to bypass the cache and TLB.

Table 6.15 List of RC32334 Exception vectors

^{1.} If cause.IV = 1. Otherwise interrupts use general vector offset.

e: X means don't care

Table 6.16 RC32334 Exception Vectors

Reset Exception

Cause: The Reset exception occurs when the cpu_coldreset_n signal is asserted and then deasserted.

Processing: The CPU provides a special exception vector for this exception of: 0xBFC0 0000

The Reset vector resides in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

Maskable: No

Notes The contents of all registers in the CPU are undefined when this exception occurs, except for the following register fields:

- ◆ *In the Status register, SR is cleared to 0, and ERL and BEV are set to 1. All other bits are undefined.*
- ◆ *The Random register is initialized to the value of its upper bound.*
- ◆ *The Wired register is initialized to 0.*
- ◆ *Iwatch.I,Dwatch.W and Dwatch.R are cleared.*
- ◆ *Some of the Config Register bits are initialized from the boot-time mode stream.*
- The Reset exception is serviced by:
- ◆ *initializing all processor registers, coprocessor registers, caches, and the memory system*
- ◆ *performing diagnostic tests*
- ◆ *bootstrapping the operating system*

The Reset exception process is as shown in [Figure 6.15.](#page-104-0)

```
T: undefined
Random ¨ TLBENTRIES–1
Wired ¨ 0
Config <- ICE || EC || EP || 00000000 || BE || 110 || 100 || 010 || 0 || 0 || 0 || 000
ErrorEPC ¨ PC
SR \degree SR<sub>31:23</sub> || 1 || 0 || 0 || SR<sub>19:3</sub> || 1 || SR<sub>1:0</sub> / \degree ERL\degree 1, BEV \degree 1 \degree /
PC ¨ 0xBFC0 0000
```
Figure 6.15 Process of the Reset Exception

Debug Exception

Cause: The Debug exception occurs either when the ICE Breakpoint signal is asserted from the ICE hardware or when the processor executes the SDBBP instruction.

Processing: The CPU provides a special exception vectors for this exception at:

- ◆ 0xFF20 0200 *if the ICE hardware is connected to the CPU.*
- ◆ 0xBFC0 0480 *if the ICE hardware is not connected to the CPU.*

The Debug exception vectors reside in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

Servicing: The Debug exception is serviced by the ICE software, to assist the user in a system level debug.

Maskable: No

Soft Reset Exception

Cause: The Soft Reset exception occurs in response to the Reset* input signal (internal to CPU core), and execution begins at the Reset vector when Reset* is deasserted.

Processing: The Reset exception vector is used for this exception, located within unmapped and uncached address space so that the cache and TLB need not be initialized to process this exception. When a Soft Reset occurs, the *SR* bit of the *Status* register is set to distinguish this exception from a Reset exception.

The primary purpose of the Soft Reset exception is to reinitialize the processor after a fatal error during normal operations. Unlike an NMI, all cache and bus state machines are reset by this exception.

Like Reset, Soft Reset can be used on the processor in any state. The caches, TLB, and normal exception vectors need not be properly initialized.

Notes When this exception occurs, the contents of all registers are preserved except for:

- ◆ *ErrorEPC register, which contains the restart PC*
- ◆ *ERL bit of the Status register, which is set to 1*
- ◆ *SR bit of the Status register, which is set to 1*
- ◆ *BEV bit of the Status register, which is set to 1*

Because the Soft Reset can abort cache and bus operations, cache and memory state is undefined when this exception occurs.

Servicing: The Soft Reset exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing for the Reset exception.

Maskable: No

The Soft Reset and NMI exception processes are as shown in [Figure 6.16.](#page-105-0)

T: ErrorEPC ¨ PC SR ["] SR_{31:23} || 1 || 0 || 1 || SR_{19:3} || 1 || SR_{1:0} /* BEV["] 1, SR ["] 1, ERL ["] 1 */ PC ¨ 0xBFC0 0000

Figure 6.16 Process of the Soft Reset and NMI Exceptions

Nonmaskable Interrupt (NMI) Exception

Cause: The Nonmaskable Interrupt (NMI) exception occurs in response to the asserting edge of the NMI pin. Unlike all other interrupts, this interrupt is not maskable; it occurs regardless of the settings of the *EXL*, *ERL*, and the *IE* bits in the *Status* register.

Processing: The Reset exception vector is used for this exception. This vector is located within unmapped and uncached address space so that the cache and TLB need not be initialized to process an NMI interrupt. When an NMI exception occurs, the *SR* bit of the *Status* register is set to differentiate this exception from a Reset exception. Because an NMI can occur in the midst of another exception, it is not normally possible to continue program execution after servicing an NMI.

Unlike Reset and Soft Reset, but like other exceptions, NMI is taken only at instruction boundaries. The state of the caches and memory system are preserved by this exception.

To terminate a pending read that has hung the best approach is to return a bus error. However, if you wish to use a CPU exception to indicate a hung read, Soft Reset is preferable to NMI.

When this exception occurs, the contents of all registers are preserved except for the following:

- ◆ *ErrorEPC register, which contains the restart PC*
- ◆ *ERL bit of the Status register, which is set to 1*
- ◆ *SR bit of the Status register, which is set to 1*
- ◆ *BEV bit of the Status register, which is set to 1*

Servicing: The NMI exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing the system for the Reset exception.

Maskable: No.

Address Error Exception

Cause: The Address Error exception occurs when an attempt is made to execute one of the following:

- ◆ *load, fetch, or store a word that is not aligned on a word boundary (except for use of special instruction)*
- ◆ *load or store a halfword that is not aligned on a halfword boundary*
- ◆ *reference the kernel address space from User mode*

Notes Processing: The common exception vector is used for the address error exception. If the AdEL or *AdES* code in the *Cause* register is set, this indicates how the instruction (shown by the *EPC* register and the *BD* bit in the *Cause* register) caused the exception: through an instruction reference, a load operation, or a store operation.

> When this exception occurs, the *BadVAddr* register retains the virtual address that was not properly aligned or had referenced protected address space. The contents of the *VPN* field of the *Context* and *EntryHi* registers are undefined, as are the contents of the *EntryLo* register.

> The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot. If it is in a branch delay slot, the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set as indication.

> **Servicing:** Typically, the process executing at the time is handed a segmentation violation signal. This error is usually fatal to the process incurring the exception. To resume execution, the *EPC* register or the load/store target address must be altered so that the unaligned reference instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning.

> If an unaligned reference instruction is in a branch delay slot, interpretation of the branch instruction is required to resume execution.

Maskable: No

TLB Exceptions

This section explains the TLB Exceptions. Three types of TLB exceptions can occur:

- ◆ *TLB Refill occurs when there is no TLB entry that matches an attempted reference to a mapped address space.*
- ◆ *TLB Invalid occurs when a virtual address reference matches a TLB entry that is marked invalid.*
- ◆ *TLB Modified occurs when a store operation virtual address reference to memory matches a TLB entry which is marked valid but is not dirty (the entry is not writable).*

For specifics on the exceptions listed here, refer to the appropriate subsection.

TLB Refill Exception

Cause: The TLB refill exception occurs when there is no TLB entry to match a reference to a mapped address space.

Processing: This exception sets the *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register. This code indicates whether the instruction, as shown by the *EPC* register and the *BD* bit in the *Cause* register, caused the miss by an instruction referenced load operation or by a store operation.

When this exception occurs, the *BadVAddr*, *Context*, and *EntryHi* registers hold the virtual address that failed the address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally suggests a valid location in which to place the replacement TLB entry.

The contents of the *EntryLo* registers are undefined. The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: To service this exception, the content of the *Context* register is used as a virtual address to fetch memory locations containing the physical page frame and access control bits for a pair of TLB entries. The two entries are placed into the E*ntryLo0/EntryLo1* register; the *EntryHi* and *EntryLo* registers are written into the TLB, typically with a TLBWR instruction.

It is possible that the virtual address used to obtain the physical address and access control information is on a page that is not resident in the TLB. This condition is processed by allowing a TLB refill exception in the TLB refill handler. This second exception goes to the common exception vector because the *EXL* bit of the *Status* register is set.

Maskable: No.

$\mathsf s$ TLB Invalid Exception

Cause: The TLB invalid exception occurs when a virtual address reference matches a TLB entry that is marked invalid (TLB valid bit cleared).

Processing: The common exception vector is used for this exception. The *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register is set, which indicates whether the instruction—shown by the *EPC* register and *BD* bit in the *Cause* register—caused the miss by an instruction referenced load operation or by a store operation.

When this exception occurs, the *BadVAddr*, *Context*, and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally contains a valid location in which to put the replacement TLB entry. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: A TLB entry is typically marked invalid when one of the following is true:

- ◆ *a virtual address does not exist*
- ◆ *the virtual address exists, but is not in main memory (a page fault)*
- ◆ *a trap is desired on any reference to the page (for example, to maintain a reference bit or during debug)*

After servicing the cause of a TLB Invalid exception, the TLB entry is located with TLBP (TLB Probe), and replaced by an entry with that entry's *Valid* bit set.

Maskable: No.

TLB Modified Exception

Cause: The TLB modified exception occurs when a store operation virtual address reference to memory matches a TLB entry that is marked valid but is not dirty and therefore is not writable.

Processing: The common exception vector is used for this exception, and the *Mod* code in the *Cause* register is set. When the TLB Modified Exception occurs, the *BadVAddr*, *Context*, and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless that instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: The kernel uses the failed virtual address or virtual page number to identify the corresponding access control information. The page identified may or may not permit write accesses; if writes are not permitted, a write protection violation occurs.

If write accesses are permitted, the page frame is marked dirty/writable by the kernel in its own data structures. The TLBP instruction places the index of the TLB entry that must be altered into the *Index* register. The *EntryLo* register is loaded with a word containing the physical page frame and access control bits (with the *D* bit set), and the *EntryHi* and *EntryLo* registers are written into the TLB.

Maskable: No

Cache Error Exception

Cause: The Cache Error exception occurs when a primary cache parity error is detected.

Processing: The processor sets the *ERL* bit in the *Status* register, saves the exception restart address in *ErrorEPC* register, and then transfers to a special vector in uncached space:

- ◆ *If the BEV bit = 0, the vector is 0xA000 0100.*
- ◆ *If the BEV bit = 1, the vector is 0xBFC0 0300.*
Notes No other registers are changed.

Servicing: All errors should be logged. To correct cache parity errors, the system uses the CACHE instruction to invalidate the cache block, overwrites the old data through a cache miss, and resumes execution with an ERET. Other errors are not correctable and are likely to be fatal to the current process.

Maskable: Yes, by the DE bit of the Status register.

The Cache Error exception process is as shown in [Figure 6.17.](#page-108-0)

Bus Error Exception

Cause: A Bus Error exception is raised by board-level circuitry for events such as bus time-out, backplane bus parity errors, and invalid physical memory addresses or access types. A Bus Error exception will occur only when a cache miss refill or uncached reference occurs synchronously. A Bus Error exception resulting from a buffered write transaction must be reported using the general interrupt mechanism.

Processing: The common interrupt vector is used for a Bus Error exception. The *IBE* or *DBE* code in the *ExcCode* field of the *Cause* register is set, signifying whether the instruction (as indicated by the *EPC* register and *BD* bit in the *Cause* register) caused the exception by an instruction referenced load operation or store operation.

The *EPC* register contains the address of the instruction that caused the exception, unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: The physical address at which the fault occurred can be computed from information available in the CP0 registers.

If the *IBE* code in the *Cause* register is set (indicating an instruction fetch reference), the virtual address is contained in the *EPC* register. If the *DBE* code is set (indicating a load or store reference), then the instruction that caused the exception is located at the virtual address contained in the *EPC* register (or 4+ the contents of the *EPC* register if the *BD* bit of the *Cause* register is set).

Note: The IPE bit should be checked first. If this bit is set, refer to the servicing section for the Imprecise Bus Error Exception.

The virtual address of the load and store reference can then be obtained by interpreting the instruction. The physical address can be obtained by using the TLBP instruction and reading the *EntryLo* register to compute the physical page number. The process that is executing at the time of this exception is handed a bus error signal, which is usually fatal.

Maskable: No.

Integer Overflow Exception

Cause: An Integer Overflow exception occurs when an ADD, ADDI, SUB¹, or instruction results in a 2's complement overflow.

Processing: The common exception vector is used for this exception, and the *OV* code in the *Cause* register is set.

^{1.} See [Appendix A](#page-376-0) for instruction description.

Notes The *EPC* register contains the address of the instruction that caused the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

> **Servicing:** The process executing at the time of the exception is handed a floating-point exception/ integer overflow signal. This error is usually fatal to the current process.

Trap Exception

Maskable: No.

Cause: The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or TNEI^{[1](#page-108-1)} instruction results in a TRUE condition.

Processing: The common exception vector is used for this exception, and the *Tr* code in the *Cause* register is set.

The *EPC* register contains the address of the instruction causing the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: The process executing at the time of a Trap exception is handed a floating-point exception/ integer overflow signal. This error is usually fatal.

Maskable: No.

System Call Exception

Cause: The execution of the SYSCALL instruction causes a System Call exception to occur.

Processing: The common exception vector is used for this exception, and the *Sys* code in the *Cause* register is set.

The *EPC* register contains the address of the SYSCALL instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

If the SYSCALL instruction is in a branch delay slot, the *BD* bit of the *Status* register is set; otherwise, this bit is cleared.

Servicing: When this exception occurs, control is transferred to the applicable system routine. To resume execution, the *EPC* register must be altered so that the SYSCALL instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning. If a SYSCALL instruction is in a branch delay slot, a more complicated algorithm, beyond the scope of this description, may be required.

Maskable: No.

Breakpoint Exception

Cause: A Breakpoint exception occurs when an attempt is made to execute the BREAK instruction.

Processing: The common exception vector is used for this exception, and the *Bp* code in the *Cause* register is set. The *EPC* register contains the address of the BREAK instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction. If the BREAK instruction is in a branch delay slot, the *BD* bit of the *Status* register is set, otherwise the bit is cleared.

Servicing: When the Breakpoint exception occurs, control is transferred to the applicable system routine. Additional distinctions can be made by analyzing the unused bits of the BREAK instruction (bits 25:6), and loading the contents of the instruction whose address the *EPC* register contains. A value of 4 must be added to the contents of the *EPC* register *(EPC* register + 4) to locate the instruction if it resides in a branch delay slot.

To resume execution, the *EPC* register must be altered so that the BREAK instruction does not reexecute. This is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before

Notes **returning. If a BREAK instruction is in a branch delay slot, interpretation of the branch instruction is required** to resume execution.

Maskable: No.

Reserved Instruction Exception

Cause: The Reserved Instruction exception occurs when one of the following conditions occurs:

- ◆ *an attempt is made to execute an instruction with an undefined major opcode (bits 31:26)*
- an attempt is made to execute a SPECIAL instruction with an undefined minor opcode (bits 5:0)
- an attempt is made to execute a REGIMM instruction with an undefined minor opcode (bits 20:16)
- ◆ *an attempt is made to execute a 64-bit operation*

Processing: The common exception vector is used for this exception, and the *RI* code in the *Cause* register is set. The *EPC* register contains the address of the reserved instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

Servicing: No instructions in the RC32300 CPU core are interpreted. The process executing at the time of this exception is handed an illegal instruction/reserved operand fault signal. This error is usually fatal.

Maskable: No.

Coprocessor Unusable Exception

Cause: The Coprocessor Unusable exception occurs when an attempt is made to execute a coprocessor instruction for either:

- ◆ *a corresponding coprocessor unit that has not been marked usable, or*
- ◆ *CP0 instructions, when the unit has not been marked usable and the process executes in User mode.*

Processing: The common exception vector is used for this exception, and the *CPU* code in the *Cause* register is set. The contents of the *Coprocessor Usage Error* field of the coprocessor *Control* register indicate which of the four coprocessors was referenced. The *EPC* register contains the address of the unusable coprocessor instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

Servicing: The coprocessor unit to which an attempted reference was made is identified by the Coprocessor Usage Error field, which results in one of the following situations:

- ◆ *If the process is entitled access to the coprocessor, the coprocessor is marked usable and the corresponding user state is restored to the coprocessor.*
- ◆ *If the process is entitled access to the coprocessor, but the coprocessor does not exist or has failed, interpretation of the coprocessor instruction is possible.*
- ◆ *If the BD bit is set in the Cause register, the branch instruction must be interpreted; then the coprocessor instruction can be emulated and execution resumed with the EPC register advanced past the coprocessor instruction.*
- ◆ *If the process is not entitled access to the coprocessor, the process executing at the time is handed an illegal instruction/privileged instruction fault signal. This error is usually fatal.*

Maskable: No.

Interrupt Exception

Cause: The Interrupt exception occurs when one of the eight interrupt conditions is asserted. The significance of these interrupts is dependent upon the specific system implementation.

Processing: The RC32334 may use the common exception vector or a dedicated vector for this exception, determined by the *Cause* Register *IV* bit. The *Int* code in the *Cause* register is set. The *IP* field of the *Cause* register indicates current interrupt requests. It is possible that more than one of the bits can be simultaneously set (or even *no* bits may be set if the interrupt is asserted and then deasserted before this register is read).

Notes Servicing: If the interrupt is caused by one of the two software-generated exceptions (*SW1* or *SW0*), the interrupt condition is cleared by setting the corresponding *Cause* register bit to 0. If the interrupt is hardware-generated, the interrupt condition is cleared by correcting the condition causing the interrupt pin to be asserted.

> **Maskable:** Yes. Each of the eight interrupts can be masked by clearing the corresponding bit in the *Int-Mask* field of the *Status* register, and all of the eight interrupts can be masked at once by clearing the *IE* bit of the *Status* register.

Note: Due to the write buffer, a store to an external device will not necessarily occur until after completion of other instructions in the pipeline. Thus, the user must ensure that the store occurs before the return from exception (ERET) instruction is executed; otherwise, the interrupt may be serviced again, although there should be no interrupt pending. The Sync instruction can be used to achieve this.

DWatch Exception

Cause: DWatch is a read-write register that specifies a data virtual address that causes a Watch exception. This exception occurs either when the program does a load and the target address matches DWatch and DWatch.R is set or when the program does a store and the target address matches DWatch and DWatch.W is set.

Processing: The common exception vector is used for this exception. The Watch code of the *Cause* register is set with the *DW* bit set.

Servicing: This exception is typically used during system debug. Servicing is system-specific.

Maskable: No. Enabled or disabled through bits in the DWatch register (19). Refer to [Table 6.8](#page-98-0) for settings and descriptions.

IWatch Exception

Cause: IWatch is a read-write register that specifies an instruction virtual address that causes a Watch exception. The exception occurs when the program address matches the IWatch Register, and IWatch.I is set.

Processing: The common exception vector is used for this exception. The Watch code of the *Cause* register is set with the *IW* bit set.

Servicing: Typically, this exception is used during system debug. Servicing is system-specific.

Maskable: No. Enabled or disabled through bits in the IWatch register (18). Refer to [Table 6.7](#page-98-1) for settings and descriptions.

Exception Handling and Servicing Flowcharts

The remainder of this chapter contains flowcharts for the exceptions described in [Table 6.13](#page-102-0) as well as guidelines for their handlers.

Table 6.17 List of Exception Handling Flowchart Types

In general, exceptions are handled by hardware (HW) and serviced by software (SW).

www.DataSheet4U.com

www.DataSheet4U.com

CacheOrganization, Operation, and Coherency

Notes

Introduction

Caches are small, high speed memories used to buffer the central processing unit from slower, larger storage devices such as those found in main memory. Caches are used to store the data or instructions that a program is currently using while the majority of the data remains in the slower memory, thus providing quick, temporary storage.

In the logical memory hierarchy, caches reside between the CPU and main memory. The increased memory access speed made possible through caches is usually transparent to the programmer.

Each functional block shown in [Figure 7.1](#page-118-0) has the capacity to hold more data than the block above it. For example, physical main memory has a larger capacity than the primary cache. However, each functional block requires longer access times than any block above it; therefore, it takes longer to access data in main memory than in the CPU on-chip registers.

Figure 7.1 Logical Hierarchy of Memory

Cache Operation Overview

To support high-performance RISC designs, the primary cache is made up of an Instruction cache (holds instructions) and a Data cache (holds data). This arrangement allows the processor simultaneous access to both instructions and data, thereby doubling the effective cache-memory bandwidth.

In general, during cache operations, the processor accesses cache-resident instructions/data when the on-chip cache controller detects valid information in the cache by an address match. [Figure 7.4](#page-122-0) shows the primary cache lookup sequence.

If valid instruction or data is present, the processor retrieves it from cache memory and is then known as a primary-cache *hit.* If the instruction/data is not present, a cache *miss* has occurred. The cache line must then be retrieved from slower main memory.

Cache Organization, Operation, and Coherency Network RC32334 Cache Description

Notes For a cache hit, the processor retrieves the instruction/data from the (high-speed) primary cache and the operation continues. In the case of a cache miss, the processor can restart the pipeline after the first doubleword is retrieved (the one at the miss address) and continues the cache line refill in parallel.

> It is possible for the same data to simultaneously be in main memory and primary cache. The data is kept consistent through the use of either a write-back or a write-through methodology. For a write-back cache, the modified data is not written back to memory until the cache line is replaced. In a write-through cache, the data is written to memory as the cached data is modified (with a possible delay due to the write buffer).

RC32334 Cache Description

Details of the RC32334's cache memory are provided in the remainder of this chapter. Throughout this text, the following terminology will be used:

- ◆ *The primary cache may also be referred to as the P-cache*
- ◆ *The primary data cache may also be referred to as the D-cache*
- ◆ *The primary instruction cache may also be referred to as the I-cache.*

These terms will also be used interchangeably throughout the manual.

RC32334 Cache Attributes

[Table 7.1](#page-119-0) highlights the user attributes of the RC32334 caches.

Attribute	Instruction	Data
size	8kB	2kB
organization	2-way set-associative	2-way set associative
line size	16 Bytes	16 Bytes
read unit	32-bits	32-bits
write policy	n.a.	write-back or write-through, as specified in CP0.
line transfer order	sub-block order	sub-block order
miss restart after transfer of	entire line	miss word
Cache-locking	per line	per line
parity	per-word	per-byte

Table 7.1 RC32334 Cache Attributes

Cache Organization and Accessibility

This section describes the organization of the primary cache, including the manner in which it is mapped, the addressing used to index the cache, and composition of the cache lines. The primary instruction and data caches are indexed with a virtual address (VA) .¹

Organization of the Primary Instruction Cache (I-Cache)

Each line of primary I-cache data (although the field actually contains an instruction, it is referred to as data to distinguish it from the tag field) has an associated 25-bit tag that contains a 21-bit physical address, a single valid bit, a single parity bit, a lock bit, and the FIFO replacement bit. Word parity is used on I-cache data.

^{1.} Because the size of one set of primary caches is 8KB for ICache and 2KB for DCache, the virtual offset equals the physical offset. Logically, however, the cache index is pre-translation and thus considered virtual.

Cache Organization, Operation, and Coherency Cache Organization and Accessibility

Notes The primary I-cache of the RC32334 processor has the following characteristics:

- ◆ *Two-way set associative*
- ◆ *Indexed with a virtual address*
- ◆ *Checked with a physical tag*
- ◆ *Organized with 4-word (16-byte) cache line*
- ◆ *Lockable on a per-line basis.*

[Figure 7.2](#page-120-0) shows the format of a primary I-cache register, and [Table 7.2](#page-120-1) lists field content descriptions.

Table 7.2 Primary I-Cache Line Field Descriptions

Note: The Physical tag field contains 21 bits (bit [31:11]) of the physical address to support the smaller I-cache size of 4KB (2KB per set) in the future. For the current version of 3200 core with 8KB of I-cache, just bits [31:12] are valid, bit 11 is ignored.

Organization of the Primary Data Cache (D-Cache)

Each line of primary D-cache data has an associated 30-bit tag that contains a 23-bit physical address, 2-bit cache line state, a write-back bit, a parity bit for the physical address and cache state fields, a parity bit for the write-back bit, the FIFO replacement bit, and a lock bit.

The primary D-cache of the RC32334 processor has the following characteristics:

- ◆ *Write-back or write-through on a per-page basis*
- ◆ *Two-way set associative*
- ◆ *Indexed with a virtual address*
- *Checked with a physical tag*
- ◆ *Organized with 4-word (16-byte) cache line*
- ◆ *Lockable on a per-line basis.*

Cache Organization, Operation, and Coherency Cache Organization and Accessibility

Notes [Figure 7.3](#page-121-0) shows the format of a primary D-cache line; [Table 7.3](#page-121-1) provides the field content descriptions.

Figure 7.3 Primary D-Cache Line Format

Table 7.3 Primary D-Cache Line Field Description

Note: The physical tag field contains 23 bits (bits [31:9]) of the physical address to support the smallest D-cache size of 1KB (512B per set) in the future. For the current version of 3200 core with 2KB of D-cache, just bits [31:10] are valid, bit 9 is ignored.

In the RC32334, the *W* (write-back) bit—not the cache state—indicates whether or not the primary cache contains modified data that must be written back to memory.

Note: There is no hardware support for cache coherency. The only cache states used are Dirty Exclusive and Invalid.

www.DataSheet4U.com

www.DataSheet4U.com

Figure 7.4 Conceptual Primary Cache Lookup Sequence

Accessing the Primary Caches

[Figure 7.5](#page-122-1) shows the virtual address (VA) index into the primary caches. For the RC32334 the instruction cache is 8kB and the data cache is 2kB.

Notes Primary Cache States

The terms below are used to describe the *state* of a cache line¹:

- **Exclusive**: a cache line that is present in exactly one cache in the system is exclusive. This is *always the case for the RC32334. All cache lines are in an exclusive state.*
- ◆ *Dirty: a cache line that contains data that has changed since it was loaded from memory is dirty.*
- **Clean**: a cache line that contains data that has not changed since it was loaded from memory is *clean.*
- **Shared**: a cache line that is present in more than one cache in the system. The RC32334 does not *provide for hardware cache coherency. This state will not occur during normal operations.*

The RC32334 supports the four cache states shown in [Table 7.4](#page-123-0). Under normal operations, the only states that will occur in the RC32334, are the Dirty Exclusive and Invalid states.

Note: Although valid data is in the Dirty Exclusive state, it may still be consistent with memory. One must look at the dirty bit, W, to determine if the cache line is to be written back to memory when it is replaced.

Each primary cache line in the RC32334 system is in one of the states described in [Table 7.4.](#page-123-0)

Table 7.4 Primary Cache States

Primary Cache States

Each primary data cache line is normally in one of the following states:

- ◆ *invalid*
- ◆ *dirty exclusive.*

Each primary instruction cache line is in one of the following states:

- ◆ *invalid*
- ◆ *valid.*

Cache Line Ownership

The processor is the owner of a cache line when it is in the dirty exclusive state, and is responsible for the contents of that line. There can only be one owner for each cache line.

The ownership of a cache line is set and maintained through the rules described below.

◆ *A processor assumes ownership of the cache line if the state of the primary cache line is dirty exclusive.*

 $1.$ A cache line is the smallest unit of information that can be fetched from memory to be filled into the cache. A primary cache line is 16 bytes (4 words) in length and is represented by a single tag. Upon a cache miss in the primary cache, the missing cache line is loaded from main memory into the primary cache.

- Notes ◆ *A processor that owns a cache line is responsible for writing the cache line back to memory if the line is replaced during the execution of a Write-back or Write-back Invalidate cache instruction if the line is in a write-back page. The Cache instruction is explained in Appendix A.*
	- ◆ *Memory always owns clean cache lines*
	- ◆ *The processor gives up ownership of a cache line when the state of the cache line changes to invalid.*

Therefore, based on these rules and that any valid data cache line is in the Dirty Exclusive state (under normal operating conditions), the processor is considered to be the owner of the cache line.

Cache Write Policy

The RC32334 caches use the same write algorithms defined for the RC4700. These algorithms are specified by the "C" bits¹ of a TLB entry or through the K0 field of the status register.

The RC32334 processor manages its primary data cache by using either a write-back or a write-through policy selected on a per-page basis through the TLB. In a write-back cache, the data is not written back to memory until the cache line is replaced.

A write-through policy means the store data is written to the cache and to memory. Due to the write buffer, the write of the data to memory may not occur at the same time as the write to cache.

For a write-back entry, if the cache line is valid and has been modified (the *W* bit is set), the processor writes this cache line back to memory when the line is replaced, either in the course of satisfying a cache miss or during the execution of a Write-back or Write-back Invalidate CACHE instruction.

For a write-through entry, whenever a store hits in the cache line, the data is also written to memory via the write buffer. The store will not set or clear the *W* bit for a write-through cache line. This is to allow a different virtual address that maps to the same physical address and with a write-back policy to still set the *W* bit.

For a miss to a write-through line, the action taken will be determined by the write-allocation policy. For a write-allocate entry, the cache line is first retrieved from memory and the store will then continue. A no writeallocate entry will just post the write to the system interface, via the write buffer, in the same manner as an uncached write.

Store Buffer

To implement the write-back cache, the store instructions to cacheable memory operation must include a read/write sequence to the cache; the read first determines whether the line is cache resident; the subsequent write updates the appropriate bytes, dirty bit, and parity bits.

To allow back-to-back data cache access, the RC32334 implements the same store buffer concept included with IDT's 64-bit RISController. This avoids extra stalls after store instructions to complete the read-modify-write sequence required to update the cache line.

Cache Replacement Policy

The RC32334 uses the following algorithm to select a cache line from the available sets for replacement:

- ◆ *If both lines are invalid, select set A.*
- ◆ *If only one set is marked invalid, select that set.*
- ◆ *If one set is locked, select the other set.*
- ◆ *If both sets are locked, select set A² .*
- ◆ *If both sets are valid and unlocked, select the line which has been in the cache the longest. Each cache line contains a "FIFO" bit to help determine which line was least recently replaced.*

 $1.$ See [Table 5.1](#page-81-0) in [Chapter 5](#page-80-0) of this manual for bit values and attribute assignment.

 $2.$ This is an erroneous condition; however, the RC32334 handles this case deterministically.

Notes Cache Initialization

The RC32334 includes 2kB of 2-way set associative data cache that corresponds to an address range between 0x000 and 0x7fc. The cache index offset for set A is 0x000, while the cache index offset for set B is 0x1000. To avoid any cache initialization problems, please select one of the following two initialization methods:

- 1. Initialize index location 0x000-0x3fc for set A and then 0x1000-0x13fc for set B.
- or
- 2. Initialize as if the data cache were at least 8k large.

The I-cache tag should also be initialized using "cache op" instruction with the index location 0x0000- 0x0FFC for set A, and then 0x1000-0x1FFC for set B.

Cache Locking

The RC32334 also supports a cache-locking feature that can be used to lock critical sections of code and/or data into on-chip caches to guarantee quick access.

A portion of a cache is said to be *locked* when a particular piece of code or data is loaded into a cache location that will not be selected later for refill by other data. The locking feature of the RC32334 is on a perline basis; that is, the kernel may set status register control bits that allow individual cache lines to be locked in the cache.

- Locked cache lines can be changed by any of the following operations or conditions:
	- ◆ *cache operations*
	- ◆ *store operations to cached virtual address*
- ◆ *if they become valid.*

When to use Cache Locking

Cache locking is useful in the following cases:

- ◆ *a portion of code must reside in cache permanently (for example, time-critical exception vectors) for real-time performance*
- ◆ *a given section of code is executed frequently and can fit inside a portion of the instruction cache*
- ◆ *a given section of data is accessed frequently and can fit inside the data cache (for example, tables containing routing information in an embedded network application).*

In the RC32334, both the Instruction and Data cache are two-way set associative, with set A and set B. By setting the DL or IL bit in the Status register of CP0, a refilled cache line of a selected set, at that time, can be locked in the appropriate cache; therefore, a future fill into this cache line will always use the other set. Furthermore, if one set of a cache line has already been locked, the second attempt to lock this cache line will be ignored.

As previously noted, a Data store operation to locked data will update the D-cache contents; locking merely prevents the cache line contents from being replaced by the contents of a different physical location. The locked cache line can be unlocked by using a Cache operation to invalidate that line. Anytime the *valid* bit of a cache line is cleared, the *lock* bit is cleared simultaneously. The basic algorithm presented here consists of the following three steps.

- 1. Set the appropriate cache-lock enable bit(s).
- 2. Load the critical code/data into the cache(s).
- 3. Clear the appropriate cache lock enable bit(s).

Example: Data Cache Locking

For this example, assume an application in which a table must be kept in cache. After completing the initialization of data structures, etc., in the start-up code, the DL bit in the Status register can be set to enable the cache line locking, perform reads through cached addresses to load the data into the data cache, and then—to prevent further cache locking— clear the DL bit. A sample code fragment for the Data Cache Locking operation follows:

Cache Organization, Operation, and Coherency Cache Locking Cache Locking

Cache Organization, Operation, and Coherency **Cache Locking** Cache Locking

RC32334 Internal Bus

Notes

Introduction

The RC32334 is an integrated processor which is logically an integration of two discrete existing IDT devices; the RC32364 standalone CPU and the RC32134 system controller. The bus that connects the two discrete devices together, is replaced internally in the RC32334 integrated processor, referred to in this manual as the RC32300 CPU bus.

Although this bus in not visible external to the RC32334, there are certain registers that need to be configured by the user. This chapter discusses these aspects.

Generally, the RC32300 CPU bus features a multiplexed address/data bus and a number of associated control signals. A device controller module latches and decodes the address information originating from the RC32300 CPU core to determine which memory, I/O or peripheral module is being accessed, per the internal address map of the RC32334.

List of Features for RC32300 CPU Bus

- ◆ *Internal 32-bit physical addressing*
- ◆ *Internal 32-bit data bus*
- ◆ *Internal command/data protocol*
- ◆ *Internal generic read/write and burst read/write protocols*
- ◆ *Internal bus arbitration modes*
- ◆ *Internal chip select generation*

Block Diagram

Notes Functional Overview

The RC32334's internal bus bridge provides a translation from the RC32300 CPU BIU interface control/ address bus to the internal IP bus. The RC32334's internal IP bus is a synchronous command oriented bus that connects multiple DMA masters and all of the peripheral slaves. The bridge also provides address decoding and generates all address lines to the external memory and I/O peripherals. The internal bus bridge contains the following three main components:

- ◆ *Address module*
- Data *module*
- Control module.

Address Module

The Address module of the internal bus bridge translates either the RC32300 CPU core generated addresses or addresses generated by internal modules (DMA Controller, PCI Interface) to the primary address lines, for use by the external Memory system and I/O peripherals. The Address module also generates decoding for all external chip and internal module chip selects.

Address Incrementer

The system address that is used to interface to external memory such as PROM or DRAM is incremented after each word (32-bit) access. RC32300 CPU core initiated reads must be incremented with subblock ordering, which is shown in [Figure 8.2](#page-129-0). Other accesses—including those generated from the DMA Controller and PCI bridge interface as well as all writes—increment addresses with linear ordering.

Figure 8.2 Subblock Ordered Data Retrieval

The RC32334 makes a system simplification and assumes that all accesses are 32-bit. Thus, both the 8- and 16-bit PROMs must connect Addr[3:2], BE_n[1], and BE_n[0] directly to the RC32334 if mem_addr[3.2] are used, in accordance with the table within [Table 1.2](#page-37-0), Pin Descriptions. The RC32334 will inadvertently increment (in subblock order) mem_addr[3:2] on each CPU byte access. For more information, refer to the [Using 8- or 16-bit Boot PROMs](#page-152-0) section of [Chapter 10](#page-150-0) for more information.

Address MUX

The RC32334 uses the first set of address lines (mem_addr[25:2]) to provide the address to external memory (ROM, EPROM, SRAM) and I /O peripherals. SDRAM, the address lines (mem_addr[15:2]) provide the DRAM row and DRAM column addresses. An address mux is implemented to map the address of the transaction on the proper address lines. More details on the address mapping convention for these operations are provided in the Memory Controller section in [Chapter 10](#page-150-0) and the Synchronous DRAM Controller section in [Chapter 11.](#page-182-0)

Notes | Address Decode

Address Decode takes the internally latched address and generates both external chip selects and internal module chip selects, based on the memory map. Some of the external chip selects are fixed to a particular physical address range. The address range of the other external chip selects is software programmable via the Memory Base Address Registers, Memory Base Mask Registers, DRAM Base Address Registers, and DRAM Base Mask Registers. These registers are described in the Memory-IO and DRAM chapters of this manual. Also, the Reset initialization requires that the Address Latch Timing Register be setup to optimize timing by choosing a 1 clock or 2 clock address decode, as described later in this chapter.

During the first clock of a transaction, the RC32334 decodes the address and compares it to the base address registers/constants from SDRAM, MEMORY, PCI, other peripherals, and controller register banks. Furthermore, on transactions selecting memory spaces within the SDRAM and MEMORY controllers, each compare bit is masked to determine whether that bit is involved in the compare. The mask operation allows multiple banks of memory to be in a linear contiguous address space.

Note: In [Figure 8.3](#page-130-0) through [8.5,](#page-131-0) cpu_ale_n and cpu_ad[31:0] signals are internal to the RC32334 and are shown for reference only. They are generated by the RC32300 CPU core.

Figure 8.4 Address Latch Time with Slow Decode Setting

Data Module

During read or write transactions to external memory and peripherals generated by the internal RC32300 CPU core, the RC32334 bus generates all control and address signals. Thus, the RC32334 provides sufficient control signals to enable data driven from memory.

CPU Read/Write Operations

During the data phase of a write operation, the RC32334 is the master of the bus and drives the data on cpu ad [31:0] bus (see timing in [Figure 8.5](#page-131-0)). However, during the data phase of a read operation, external memory or I/O becomes bus master and drives the data on the mem_data[31:0] which is latched internally inside the RC32334 onto the cpu_ad[31:0] bus.

Figure 8.5 RC32334 cpu_ad[31:0] Data Phase

DMA Read/Write Operations

During DMA operations, or when the PCI bus is accessing main memory, the RC32300 CPU core is not involved in the transaction and the RC32334 is master of the internal cpu_ad[31:0] bus. During DMA write operations, the RC32334 drives the address and the control signal to the memory and I/O peripherals and drives the data on the mem_data[31:0] bus. During DMA read operations, the RC32334 drives the address and control signals to the memory or I/O peripherals, which in turn returns the data to the RC32334 by driving the mem_data[31:0] bus.

Arbitration

The RC32300 CPU core is the default bus master on the internal cpu_ad[31:0] bus. A RC32334 on-chip peripheral module requests the bus from the CPU core when DMA operations occur, or when the PCI bridge reads or writes to the main memory. The RC32334 implements an internal arbiter to arbitrate for the cpu_ad[31:0] bus in the following two options:

- 1. Fixed (CPU, (0,1,2,3,PCI))
- 2. Round robin after each grant: (CPU,(0,1,2,3,PCI)), (CPU,(1,2,3,PCI,0)), (CPU,(2,3,PCI,0,1)),...

The cpu_ad[31:0] bus protocol enables the CPU core to request the bus after it has been granted by deasserting the busgnt_n signal (an internal signal not visible to devices and external to the RC32334). Thus, between any two DMA accesses, the CPU will typically issue an access. However, if a DMA request is pending, the CPU will always give the bus up after its present transaction completes.

Memory Port Sizing

The RC32334 divides the physical memory space into 12 regions. The port width of each region can be configured in the RC32334's Port-Width Control register. Physical memory space in the RC32334 is divided into 12 distinctive regions (typical mapping of the physical regions is shown in [Table 1.4](#page-52-0)).

The port-width sizes of the DRAM (A,B,C,D) and PCI (J & K) regions are always 32-bit; however, the port-width sizes of the memory and I/O regions (H & I) are programmable through the Port-Width field of the Memory Controller register, as described later in this chapter.

Bus Turnaround (BTA) Register

The RC32364 BIU core includes a BTA register that specifies, per memory region, the number of clock cycles the CPU core will wait before issuing a new transaction after completing a read operation. A similar BTA feature is included in the RC32334 peripheral controller.

This BTA feature allows slow-to-disable-data devices such as EPROM to share a data bus with other devices. RC32334 does not allow a transaction to follow a read in less than the BTA value setup per address block. Similar to the RC32300 CPU core BTA Register, all RC32334 BTA settings in the peripheral controller are set to their maximum of '3' at reset. The software operating system kernel should program this register immediately as part of the power-up/reset boot sequence. A field description table ([Table 8.8](#page-137-0)) and format diagram [\(Figure 8.8](#page-137-1)) for this register are provided in the Register Descriptions section of this chapter.

Notes Watchdog Timer

As part of the Timer module, a Watchdog timer is included that works as a safeguard mechanism to assist in detecting runaway software. The Watchdog timer will issue an internal cpu reset n (warm reset) to the CPU core if the Watchdog Timer rolls over. When the RC32334 issues a warm reset, it does not affect the RC32334 reset boot-mode settings.

Normally, the software operating system kernel must occasionally reset the Timer Count Register (to 0x0000 0000) so that the rollover does not occur. In Standard-boot mode, the WatchDog Timer function is enabled at reset. If the OS kernel chooses not to implement this function, the boot code must, at a minimum, disable this function by writing to the BusError Control Register of the IP Bridge. A WatchDog Timer Status bit indicates if the last reset was caused by the WatchDog Timer. In PCI-boot mode, the WatchDog Timer is disabled at reset.

Bus Time-Out Counters

Two 16-bit software programmable bus time-out counters are also provided, each with its own comparator: software programmable abort, including externally generated wait-states. There is a software programmable enable/disable bit. In addition to the abort, an internal interrupt is generated. A bus time-out terminates the present data of a memory transaction, causing buserror n and ack n (both signals internal to the RC32334 interconnecting the System Controller to the CPU) to be returned. The bus time-out setting is typically calculated from the maximum burst length of the RC32334 at 4 words using its slowest transaction. Typically, an 8-bit boot EPROM burst transfer of 4 words (16 bytes) is the longest possible transfer. When a bus time-out occurs, the present physical address is latched into the Bus Error Register.

Bus Error Timers

The RC32334 includes two bus error timers. The first is used for RC32364 BIU core bus time-outs and will time-out if the CPU bus is held too long. Because the present implementation of RC32334 always gets the CPU bus when an IP access is in process, a CPU bus time-out also causes an internal IP bus time-out.

For systems that must distinguish between CPU and IP accesses, an optional IP bus time-out timer is provided. This timer will only assert if the IP bus is held too long, regardless of the CPU bus time-out. Most systems will not need to use this timer and can reassign the timer for general purpose usage. If used, the IP bus time-out timer is typically set to 1 more than the CPU bus time-out, so that the two cases can be distinguished by the bus error status bits.

Register Descriptions

Table 8.1 CPU Bus Interface Control Registers

Table 8.2 CPU to IP Register Addresses and Descriptions (Part 1 of 2)

Table 8.2 CPU to IP Register Addresses and Descriptions (Part 2 of 2)

Interface Control Registers

The following three interface control registers are used in the RC32334:

- ◆ *The CPU Port-Width Control register controls attributes of the various memory systems and is used to interface the RC32334 to varying width memory regions.*
- ◆ *The CPU Bus Turnaround (BTA) control register controls the bus turnaround cycle(s) for the various memory systems. The RC32334 divides the physical address space into various sub-regions, each of which features independently programmable bus turnaround cycle(s).*
- ◆ *The CPU Bus Error Address Register holds the physical address of the transfer that signalled the most recent bus error.*

CPU Port-Width Control Register: Virtual Address 0xFFFF_E200

The RC32334 divides the physical address space into various sub-regions, each of which features independently programmable port widths. At reset, all memory widths are set to the width of the boot prom. Software may then re-program the widths of various regions to meet the actual system implementation.

Using the Port Width Control register allows software to be fully independent of the actual system implementation; software may then treat all references as if the memory was 32-bits wide and relies on the RC32334 to manage the bus interaction with the actual memory system to satisfy this model.

The format of the CPU Port Width Control register is shown in [Figure 8.6](#page-133-0). [Table 8.3](#page-133-1) lists the register's fields and content descriptions.

Note: Region G should always be programmed to 32-bit port width during boot code initialization before the System Controller Registers are used.

Figure 8.6 Format of CPU Port Width Control Register

Table 8.3 Port Width Control Register Field Definition (Part 1 of 2)

Table 8.3 Port Width Control Register Field Definition (Part 2 of 2)

Width fields are encoded as shown in [Table 8.4](#page-134-0).

Table 8.4 Encoding of 8-, 16-, and 32-bit Port Widths

The address ranges served by each named region are listed in [Table 8.5.](#page-134-1) The memory space is divided as follows:

- ◆ *The 512MB of kseg0/1 are divided into eight 64MB sub-regions, each of which can have independent widths. Thus, four widths can be reached cacheably, and four widths can be reached uncacheably. The cache management algorithm for kseg0 is specified in the k0 field of the status register.*
- ◆ *The remaining memory space—3.5GB—is divided into seven equal sections of 512MB, each of which can have independent widths. In addition, the cache attributes of each page within the region can be controlled using the TLB.*

Table 8.5 Memory Region Address Ranges (Part 1 of 2)

Table 8.5 Memory Region Address Ranges (Part 2 of 2)

CPU Bus Turnaround (BTA) Control Register: Virtual Address 0xFFFF_E204

At reset, all memory sub-regions will be programmed to the maximum of 3 turnaround cycles, and software may then re-program this register to achieve maximum system performance.

The format of the BTA register is shown in [Figure 8.7](#page-135-0). This register's fields and content descriptions are listed in [Table 8.6](#page-135-1).

Note: Region G should always be programmed to a BTA=1 during boot code initialization. In general, most Regions can use BTA=1. Note that the T recovery cycle, shown in [Figure 8.9,](#page-138-0) is used by the RC32334 to pre-charge the mem_data bus during CPU-generated accesses. Thus, the BTA=0 setting should never be used unless proper bus isolation techniques are utilized, such as with Q-logic transceivers.

Figure 8.7 CPU Bus Turnaround (BTA) Control Register Format

Table 8.6 CPU Bus Turnaround (BTA) Control Register Field Descriptions (Part 1 of 2)

Table 8.6 CPU Bus Turnaround (BTA) Control Register Field Descriptions (Part 2 of 2)

The turnaround cycle(s) is encoded as shown in [Table 8.7.](#page-136-0) After a read access, it indicates the minimum number of Turnaround clock cycles that must occur before the next read or write access can occur. [Figure](#page-138-0) [8.9](#page-138-0) shows the timing of the BTA cycle. Note the clock cycle denoted by the T_{TA} symbol indicates the minimum number of Turnaround cycles that must occur after a read access.

Table 8.7 Width Encoding of Bus Turnaround Cycles

CPU Bus Error Address Register (Read Only): Virtual Address 0xFFFF_E208

This is a read only register that holds the address that caused the bus error. Any attempts to write to this register will not change its value, which is not defined before the Bus Error is sampled.

BTA Control Register

Note: Although this register exists, it is not functional. Refer to the RC32334/RC32332 Device Errata, located at www.idt.com, for additional information.

Bus turnaround time refers to that period of time after a read transaction ends before the next transaction can begin. This time period allows the memory, or its transceiver just read, to tri-state its data from the AD bus before the next address is driven out by the CPU as shown in [Figure 8.9 on page 8-11.](#page-138-0)

On the RC32334, the BTA register is used within DMA transactions, whenever a read occurs, and does not allow a transaction to follow a read in less than the BTA value setup per address block. At reset, all memory subregions are programmed to the maximum of 3 turnaround cycles, and software should then reprogram this register to achieve maximum system performance. A setting of '1' is typical.

After a DMA descriptor burst read, no Bus Turnaround (BTA) clocks are inserted and a CPU address may appear on the mem_data [] bus as soon as 2 clocks after the DMA descriptor read.

Note: Region G, which sets the BTA for the RC32334 internal register space, must be programmed to a setting of '1' or greater.

The format of the BTA control register is shown in [Figure 8.8](#page-137-1). This register's fields and content descriptions are listed in [Figure 8.8.](#page-137-1) The regions shown correspond to the BTA regions described in the RC32334's BTA register.

Figure 8.8 Bus Turnaround (BTA) Control Register Format

Table 8.8 Bus Turnaround (BTA) Control Register Field Descriptions

^{1.} It is mandatory to program region G for at least 1 cycle turnaround.

The turnaround cycle(s) is encoded as shown in [Table 8.9](#page-137-2). [Figure 8.9](#page-138-0) shows the timing of the BTA cycle.

Table 8.9 Width Encoding of Bus Turnaround Cycles

Figure 8.9 Timing of Bus Turnaround Cycle(s) (Example of 1 Cycle BTA)

These are internal signals and are shown here for reference purposes only.

Address Latch Timing Register

The Address Latch Timing Register delays initial address decode from the RC32300 CPU core BIU by 1 clock until the first rising clock edge after the internal cpu_ale asserts. This mode pipelines the address decode such that 50MHz and faster systems have ample setup time to properly select a register/memory before a synchronous clock edge. At reset, the default is to take the delay. Thus systems that are running at less than 50MHz must reprogram the Memory Controller Address Latch Timing bit to "decode address" so that performance is increased. The address latch times with fast and slow decode settings are shown in Figures [8.3](#page-130-0) and [8.4.](#page-130-1)

Figure 8.10 Address Latch Timing Register

Notes | Arbitration Register

The Arbitration register is used to select the arbitration method used for prioritizing access to the CPU bus by the CPU core, the PCI bridge and the DMA controller channels. For the specific details of this operation, refer to the DMA Controllers section in [Chapter 13](#page-240-0).

Figure 8.11 Arbitration Register Field

Table 8.11 Arbitration Field Values and Action Description

BusError Control Register

The Bus Error register stores the current address of any transaction—Read, Write, CPU generated, DMA generated, or PCI generated. Bus errors occur if a bus time-out occurs and no memory space is selected. For CPU generated transactions, the RC32334 will assert the buserr n to the CPU and will terminate the transaction. The fields of the BusError register are shown in [Figure 8.12](#page-139-1). The function of each field is listed in [Table 8.12](#page-140-0).

Note: If the PCI-boot mode is selected at reset time, the CPU BusError, IP BusError, and Watchdog bits are disabled.

Figure 8.12 BusError Control Register Fields

BusError Address Register

RC32334's BusError Address Register (see [Figure 8.13\)](#page-139-0) is similar to the RC32334 on-chip CPU Bus Error Address Register, and for CPU generated transactions, the value should be the same in both registers. The RC32334 Bus Error Register is also used on DMA operations and bus time-out errors. The Interrupt Pending Register is used to first determine whether an error occurred as a result of a bus error (nondecoded address) or a bus time-out (acknowledge never returned). The default value of this register is 0x0000_0000.

Note: On bus errors, if the CPU transaction was a read, a bus exception is generated in addition to an interrupt. If the CPU transaction was a write, an interrupt is generated but no bus exception is taken. This behavior occurs because the CPU write buffer cannot re-align the original store instruction issuance with the bus error.

Figure 8.13 BusError Address Register

www.DataSheet

Table 8.12 BusError Control Register Field Descriptions (Part 2 of 2)

SysID Register

The SysID Register can be used by boot OS software to recognize the type of System Controller being used and to initialize it accordingly.The SysID is unique to each type of IDT System Controller. It can be used to differentiate between a system consisting of the discrete RC32364 CPU and RC32134 System Controller parts versus the fully integrated RC32334 part. The SysID Register can also be used to differentiate between any hardware silicon revision upgrade improvements that might occur in the future. For software users, the SysID is similar and can be used in conjunction with the CPU Core CP0 Processor Revision ID Register (PRId). For hardware and hardware debug systems, the SysID is also similar in concept and can be used in conjunction with the JTAG DEVICE ID register and the EJTAG DEVICEID register.

Figure 8.14 SysID Register Fields

Table 8.13 SysID Register Field Descriptions

www.DataSheet4U.com

79RC32334/332 User Reference Manual 2 - 15
https://www.batasheet4U.com/

External Local Bus Interface

Notes

Introduction

As described at the beginning of [Chapter 8](#page-128-0), the RC32334 integrated processor is a logical integration of two components, a stand-alone CPU core previously implemented in the RC32364 device and a companion RC32134 system controller. This chapter describes the bus (called local bus) that is used to connect external devices to the RC32334. The local bus includes the following:

- ◆ *Separate Address and Data busses*
- ◆ *Control Signals (Chip Selects, Wait Signal, etc.)*
- ◆ *Debug Signals for Logic Analyses*

Figure 9.1 External Local Bus Interface Unit Block Diagram

Operation

The RC32334 Local Bus Interface Unit combines the internal busses from the CPU core and from the System Controller. The local address bus, mem_addr[25:2]¹, is formed by the internal system controller latching the address on the RC32300 and then redriving it out. It also shifts the address signals appropri-

 $1.$ In the RC32332, this local address bus is mem_addr[22:2].

External Local Bus Interface Variable Port-Width Interface

Notes ately during SDRAM RAS cycles. mem_addr[1:0] are formed by multiplexing the CPU address signals [1:0] onto the mem we n signals. The RC32334 Local Bus Interface Unit also combines the internal data busses from the CPU and from the System Controller via a transceiver. The transceiver implementation does not carry internally tristated components, but uses multiplexing instead. Similarly, common signals between the CPU and System Controller internal components are combined.

> Other output only signals, such as cpu_dt_r_n, can be an output from both the CPU and the System Controller. During CPU controlled cycles, it is driven from the CPU, and during System Controller controlled cycles, it is driven from the System Controller. During idle bus cycles, cpu_dt_r_n tristates on the local bus and thus requires an external pull-up resistor.

> Similarly, jtag tdo, the JTAG Output drives data from the System Controller Boundary Scan Register when the appropriate JTAG command is scanned via jtag_tms and drives data from the CPU EJTAG when the appropriate EJTAG command is scanned via ejtag_tms. The use of jtag_tdo assumes that both JTAG and EJTAG are not programmed simultaneously.

> The reset boot mode vectors are formed by multiplexing inputs onto the appropriate CPU and System Controller inputs during cold reset.

Variable Port-Width Interface

The RC32334 supports a variable port-width interface. The technique used to determine the port width is a start-up and software mechanism that assigns attributes to a region of physical (not virtual) memory. The RC32334 reset-mode initialization interface supports the setting of the boot-prom port width.

To simplify design, the RC32334 elects to use the same data lines, for a given width of memory, regard-less of memory byte-ordering (endianness¹). [Table 9.1](#page-145-0) lists which byte lanes are used and [Table 9.2,](#page-145-1) [Table](#page-146-0) [9.3,](#page-146-0) and [Table 9.4](#page-146-1) list the data transfer sequences for 8-, 16-, and 32-bit port widths.

Table 9.1 Port Width Assignments to Data Lines

Table 9.2 Data Transfer Sequences for 8-bit Port Width

 1 . Little/big-endian byte ordering conventions are discussed in [Chapter 1](#page-32-0) of this manual.

External Local Bus Interface **Variable Port-Width Interface** Variable Port-Width Interface

Table 9.3 Data Transfer Sequences for 16-bit Port Width

Table 9.4 Data Transfer Sequences for 32-bit Port Width

Notes Debug Signals

The RC32334 provides a set of debug signals for logic analyzer use. The four signals debug cpu ads n, debug cpu ack n, debug cpu dma n and debug cpu i d n are used as reset mode bits during the assertion of cpu_coldreset_n as shown in [Figure 19.9](#page-323-0). These four signals begin driving from the RC32334 after cpu_coldreset_n de-asserts. debug_cpu_ads_n, debug_cpu_ack_n and debug cpu dma n become valid 2 clocks after cpu coldreset n de-asserts. debug i d n does not become valid until the first debug ads n asserts.

During a bus transaction, debug_cpu_ads_n will assert low for 1.0 clock. debug_cpu_ads_n asserts for both CPU generated transactions and for DMA generated transactions. Whenever debug_cpu_ads_n asserts, debug_cpu_dma_n will indicate the source of the transaction as being from the CPU or from DMA and whether the source is for an instruction or for data via the debug_cpu_i_d_n signal. During all DMA, debug cpu i d n will always indicate data as being the source.

Also when debug_cpu_ads_n asserts, mem_data[31:4] bus will contain the physical address of the quad-word block where the transaction is occurring. If the transaction is from DMA, then mem_data[3:2] will also indicate the word address from which the transaction is occurring.

If the transaction is from the CPU, then the mem_addr[3:2] lines must be used to determine the word address. Depending on the Address Latch Timing Register and Memory versus SDRAM CAS cycle occurring, the earliest strobe point for mem_addr[3:2] may vary. If an 08-bit wide or 16-bit wide transaction is performed via the Memory Controller, then address bits 1 and/or 0 may be taken off of mem_we_n bus.

After debug cpu ads n asserts, 1.0 clock later and throughout the transaction, cpu dt r n indicates whether the transaction is a write or when asserted, a read. Note that cpu_dt_r_n may assert earlier than 1.0 clock after debug_cpu_ads_n, especially during a CPU transaction, but definitely not during a DMA transaction.

Finally, after the appropriate number of internal wait-states has occurred, debug_cpu_ack_n will assert to indicate that data is being latched on a read, or that data is finished being transmitted on a write. Note that on a burst transaction, debug_cpu_ack_n will assert for each datum.

Notes

Figure 9.2 Debug Signals During a Read

In [Figure 9.2,](#page-148-0) the debug signals are shown for a single word read, starting with the assertion of debug_cpu_ads_n. A 32-bit wide Memory Read of 1 word is shown. Note that the exact number of clocks between debug_cpu_ads_n and mem_cs_n[x] (sdram_cs_n[x]) may vary depending on such factors as the Address Latch Delay Setting and on the exact source of a CPU/DMA transaction.

Notes

www.DataSheet4U.com

Figure 9.3 Debug Signals During a Write.

In [Figure 9.3,](#page-149-0) the debug signals are shown for a single word write, starting with the assertion of debug_cpu_ads_n. A 32-bit wide Memory Write of 1 word is shown. Note that the exact number of clocks between debug_cpu_ads_n and mem_cs_n[x] (sdram_cs_n[x]) may vary depending on such factors as the Address Latch Delay Setting and on the exact source of a CPU/DMA transaction.

Memory Controller

Notes

Introduction

The RC32334 Memory Controller provides the control signals, address lines, and wait-state engine for interfacing RC32334 integrated processor to standard SRAM, PROM, FLASH and I/O. It also includes the boot-PROM interface. Six individual chip selects are also available, providing direct support of 8-, 16-, and 32-bit wide memory and I/Os.

The first two chip selects have highly configurable address ranges, allowing the selection of support for various memory types and widths. The last 4 chip selects have fixed address ranges. The RC32334 can interface directly to 8-/16-/32-bit boot-PROM width support, and has extra write protection for FLASH as well as a programmable number of wait-states for various speeds of memory and I/Os. For systems that require fast signalling with large loads, RC32334 also has controls for optional external data transceivers.

List of Features

- *Six chip selects*
	- *2 highly configurable address range decoders, 64KB to 64MB¹ each, anywhere within 4GB*
- *4 fixed address range decoders, 32 MB each¹*
- *8-/16-/32-bit Memory and I/O support*
- ◆ *Selectable SRAM, two different I/Os, and Dual-Port protocol modes*
- ◆ *Programmable number of wait-states*
- ◆ *Single word read/write and burst read/write support*
- ◆ *External wait-state pin for debug Emulator Memory or Dual-Port memory*
- ◆ *FLASH default write protection*
- ◆ *Controls optional FCT245 transceiver*
- ◆ *8/16/32-bit boot-Prom support*

Block Diagram

This functional block diagram represents the Memory and I/O Control unit of the RC32334.

^{1.} To 8MB each for the RC32332.

Notes Functional Overview

The RC32334 Memory Controller controls six memory or I/O peripheral regions. Each region has an associated chip select line (mem_cs_n[5:0]), but shares the rest of the control and address signals. To meet the system's needs, each memory and I/O region can be independently configured. Configuration options available for each bank are:

- *Address range (CS 0 and 1 only)*
- *Memory type*
- *Port width*
- *Wait-states and access speed, during read and write operations*

Each of these configuration options is enabled through the corresponding set of registers for each bank, which, at reset, will default to the user's previously software defined base configuration.

Memory Controller Operation

The Memory controller is activated when the CPU, DMA controller, or the PCI bridge issues a read or write transaction that is within the range of any of the six memory and I/O regions.

Integrated Processor Generated Transactions

When the controller issues a read or a write operation to an external memory or I/O peripheral, the memory controller looks at the address compares it with the address range of the six regions. If the address matches, the memory controller supplies the address bus, the various control signals, as well as the chip select for that region.

The appropriate configuration of the various registers enables the memory controller to assert the appropriate control signal and end the transaction at the specified time. The memory controller allows the controller to perform single or burst (up to 4 words) transfers from/to the memory and I/O peripherals for the read and write transfers.

Burst read transactions from the controller use a subblock ordering method, as shown in [Figure 10.2.](#page-151-0) A subblock ordered transaction allows the system to define the order in which the data elements are retrieved.

```
Start Address[3:0] Burst Sequence
0 (0, 4, 8, C)4 (4,0,C,8)
8 (8,C,0,4)
C (C, 8, 4, 0)
```
Figure 10.2 Subblock Ordered Burst Read Sequences

DMA Controller or PCI Bridge Generated Transactions

When the controller issues a read or a write operation to an external memory or I/O peripheral, the memory controller looks at the address and compares it with the address range of the six regions. If the address matches, the memory controller supplies the address bus with the various control signals as well as the chip select for that region. In this case, the data transfer occurs between the RC32334 and the external memory or I/O peripherals.

The RC32334 generates all control signals, per configuration of the various registers, and will also end the transaction at the specified time. During read transactions, the RC32334 samples the mem_data[31:0] bus to latch the data into the DMA or PCI FIFO. During write transactions, the RC32334 drives the data on the mem_data[31:0] bus from the DMA or PCI FIFO. From either the DMA controller or PCI bridge, the memory controller will support both read and write single and burst transactions¹.

^{1.} Burst transactions from DMA are linearly addressed.

The Memory Controller contains 6 separate memory spaces, each having its own mem_cs_n output pin. The first two highly configurable mem_cs spaces occupy from 64K to 4GB of address space of which 64MB is externally addressable (due to the 26¹ address lines). The second through the fourth fixed memory chip select spaces occupy 32 MB of address space, all of which is externally addressable (due to the 26 address lines).² If the DMA or PCI bridge is not used to access a particular memory bank, an optional external FCT373 transparent latch can be used to extend the number of address bits for CPU accesses.

The address spaces that mem_cs_n[0] and mem_cs_n1[] decode are programmable. The Memory Controller uses the programmed information in the Base Address Registers, along with the size (64K to 8MB) of the given area as programmed in the Page Mask Registers, to setup the mem_cs spaces for banks 0 and 1.

This information is used to compare with the address asserted by the controller-BIU, DMA controller, or PCI bridge, to determine if that particular mem_cs_n area is being accessed for the current read or write operation. Each area supports single reads, burst reads, single writes, and burst writes. The port size of the data path (8, 16, 32-bit, or interleaved) of each area is also programmable through the appropriate control register.

Transceiver Control Interface

The Memory Controller provides transceiver output enables and write enables that are suitable for direct bus connection, or FCT245 transceivers. The selection of the type of memory is software programmable. FCT245s can be used for other banks, if the Boot PROM is also behind the FCT245s. The following are recommendations for system use:

Transceivers and buffering in small to large systems

In small systems, no glue logic is required. If the number of memory devices is eight or less, then address buffering is not required. If the number of memory and IO banks is eight or less, then data transceivers are also not required. In medium systems using more than eight memory chips, the address bus from RC32334 should be buffered using FCT244s. In general, the data bus does not need transceivers as often as the address bus needs buffering. Typically, for 8-bit chip devices, in each bank, there are four chips per address signal, but only one chip per data signal, yielding a 4 to-1 ratio. Typically, only the largest systems have more than eight banks of devices, at which point data transceivers are recommended.

Using slow-to-turn-off EPROMs in small to large systems

In small systems using slow-to-turn-off-data EPROM or IO, the EPROM or IO data bus, for each bank, can be transceivered using FCT245s connected to mem_cs_n[5:0] and mem_245_dt_r_n(dir). Alternatively, the RC32334 bus turnaround (BTA) feature can be used to delay transactions after reads. In medium systems using slow-to-turn-off-data EPROM or IO, the EPROM and IO data bus can be transceivered, using a single bank of FCT245s connected to mem_245_oe_n(oe) and mem_245_dt_r_n(dir). In large systems using multiple banks of EPROM or IO, the EPROM or IO data bus for each bank can be transceivered using FCT245s connected to mem_cs_n[] and mem_245_dt_r_n(dir).

Using 8- or 16-bit Boot PROMs

When using 8- or 16-bit boot PROMs,³ the PROMs must use mem_addr[3:2] and mem_we_n[3:0] to provide the LSB system memory address bits. In the 16-bit case, the dynamic byte enables are provided via the RC32334's mem we $n[3]$ and mem we $n[0]$ signals. In the 8-bit case, the byte enable is provided by the RC32334's mem_we_n[0] signal.

^{1. 23} address lines for the RC32332.

^{2.} The RC32334 has 26 address lines addressing a maximum 2^{26} (64) MB. The RC32332 has 23 address lines addressing a maximum 2^{23} (8) MB.

^{3.} Note that 8-bit and 16-bit PROMs cannot use the RC32334 DMA to transfer data.

Notes Note that the RC32334 coprocessor Port Width Control Register should be initialized by the boot PROM software for the non-boot regions of memory such as 32-bit wide DRAM regions.

Table 10.1 8- and 16-bit LSB Addresses and Write-Enable Connections

Wait-State Generator (WSG)

The WSG controls the speed of memory accesses to and from the internal Bus Interface Unit (BIU) controller, which includes the start time of a memory transaction until the first data are sent or received and the time between consecutive data on burst transactions. The signal called mem_wait_n can be used to override the WSG's programmed settings. When mem_wait_n is asserted, however, the actual action performed by the WSG depends upon when it is asserted, relative to the transaction. The mem_wait_n signal is also useful for accessing memories such as Dual-Port-type memory and other off-card memory where the acknowledge (Ack) signal must be connected to the mem wait n.

Address Decoding

Memory spaces are selectable up to 64MB¹ per channel. The first two Memory-I/O Channels have software selectability as to where and how much memory space the channel uses². The remaining channels have fixed-size memory spaces. Within RC32334, the internal design is such that the address decoding and its registers is actually done with the RC32334-to-IP Bridge hardware. For readability reasons, the memory decode functionality is described in this chapter.

User Notes:

- 1. MEM/IO 0 space is used for reset boot ROMs typically starting at 0×10^{-1} Compusion 1 and thus is limited to a linear 4M from the boot reset address. If the ROM is wrapped around after 4M, then the lower portion of the address range can also be accessed.
- 2. MEM/IO spaces larger than 64MB require an external address latch, and in that case, can only be accessed via the controller (and not DMA or PCI).
- 3. MEM/IO spaces within the same controller physical region must have the same port width and BTA settings; for example, MEM/IO 2&3 and MEM/IO 4&5.
- 4. MEM/IO 1 space in this example uses an addressable region that may not be accessible in future RC32334 derivatives. If such a derivative is on the user's road map, MEM/IO 1 should be assigned to another area of memory, i.e., from 0×1000 0000.

Memory Controller Wait-State Generator (WSG)

^{1. 8}MB for the RC32332.

^{2.} Note that MEM/IO spaces within the same region must have the same port width and BTA settings, for example MEM/IO 2&3, and MEM/IO 4&5. Also, future channels may split the 0x1600_0000 to 0x 17FF_FFFF memory space into several more sections. Users can easily externally decode a chip select to expand the number of selectable devices, and through the use of an external decoder—such as a F138/F139 logic device—using the MSB system memory address bits, extra chip selects can be provided to like size/speed devices.

Notes

Memory Type and Port-Width Size Support

Encoding the memory-type field with the values listed in [Table 10.3](#page-155-0) determines the bus interface timing to be supported by the memory controller. The Port Size field values listed in [Table 10.4](#page-155-1) determine the width of the memory or I/O port. One of the four memory types described below must be selected, as shown in [Table 10.3:](#page-155-0)

- *FLASH/SRAM This is the default memory type. The read data is primarily controlled by the mem_oe_n signal which enables the read data back onto the mem_data[] bus on a continuous basis. Write data is primarily controlled by the chip select, mem_cs_n[x], which is used as the write strobe.*
- *IOI (Intel-Type I/O) This I/O type uses separate read and write strobes to signal valid data. Customarily, this I/O type uses single word accesses.*
- *IOM (Motorola-Type I/O) This I/O type uses a common data strobe, mem_cs_n[] and uses mem_oe_n or mem_we_n[] as write/read_n or read/write_n status lines. Customarily, this I/O type uses single word accesses.*
- *DPM (Dual-Port Memory) The read data is primarily controlled by the mem_oe_n signal which enables the read data back onto the mem_data[] bus on a continuous basis. Write data is primarily controlled by the write enables, mem_we_n[3:0], which are used as the write strobes. The external wait-state pin, mem_wait_n when asserted, resets the internal Wait-State generator back to its initial value, such that when mem_wait_n is de-asserted, the internal wait-state count start over giving a full length transaction from that point in time.*

Note: The Write Protect field and the Port Width Size field of the Memory control Register for each bank must be setup before any writes to that bank occur. The Write Protect field defaults to protected, thus it must be unset to first issue a write. During write protection, the chip select remains de-asserted.

During the first clock, the busy pin is always ignored; thus, for seamless integration, a Dual-Port Memory part—where busy_n becomes valid between 1 and 2 clocks—must be selected. If a slower part were to be selected, application specific wait-state programming and external delay logic would be necessary, to mask out the indeterminate busy flag for the first few clocks.

Table 10.3 Memory Type Field Values and Actions

Dual-Port Memory type differs from Flash/SRAM Memory type in that:

- *mem_wait_n is handled differently*
- *writes use mem_we_n[3:0] controlled writes instead of mem_cs_n[x] controlled writes*

Dual-Port Memory Type reads drive the address, chip select, and output at the same time. Burst read transfers alter the address on subsequent data. Thus, if the external Dual-Port Memory is fast enough, true zero wait-state burst reads will be able to occur. Dual-Port Memory type writes also drive the address, data and chip select, but delay the assertion of mem_we_n[]. After the programmed number of wait-states, mem_we_n[] is de-asserted and the address, data, and chip select are held for 1 clock. As such, burst writes require a minimum of 3 clocks for each data burst.

Port-Width Size

Non-Interleaving, non-expandable 32-/16-/8-bit support for Bank 0 or Bank 1 can be 16- or 8-bit, but it might not be physically contiguous with Bank 0, unless it is at least 64Kx8. Note that in the former case, the TLB and the RC32334 integrated processor can be used to make physical memory virtually contiguous for linearly addressed software applications.

In the SRAM mode, 16-bit ports require that the Write Enable pins mem_we_n[3] and mem_we_n[0] be connected to the most and least significant bytes, respectively. Also, in the 16-bit mode, SRAM mode multibyte writes will delay the subsequent assertion of mem cs n[] by one clock from the normal 32-bit or 8-bit cases, to allow the mem_we_n[3:0] signals to setup during burst writes.

As in the case of Dual-Port Memory, 8-bit ports may require that the Write Enable pin of the memory device be connected to the RC32334 pin, mem_we_n[0]. When in this mode, the memory controller asserts mem_we_n[0] on writes. In 8-bit mode, mem_we_n[2:1] serve as address bits 1 and 0.

Value	Action					
11	Reserved					
10	32-bit Port Width Size Writes (default)					
01	16-bit Port Width Size Writes					
00	8-bit Port Width Size Writes					

Table 10.4 Port Width Size Field Values and Actions

I/O Width Support

Because the RC32334 does not directly support byte enables on reads (it could be done externally), 32 bit I/O word-aligned devices are strongly recommended. 8- and 16-bit devices should be word-aligned, such that the MSB bits [31:8] and [31:16] are not used independent from endianness. Burst or mini-burst accesses are not recommended, although they will complete with an implementation specific method that does not necessarily meet any particular device's burst protocol or command recovery period (BTA period).

Programmable Wait-State Generator

A software programmable register (see [Table 10.11 on page 10-11\)](#page-160-0) allows selection of the number of wait-states from between 0 and 31 for reads versus writes. Data within bursts have identical settings to reads versus writes. According to the nature of each memory type's protocol, a minimum number of waitstates for asynchronous transfer types is required, as shown in [Table 10.5.](#page-156-0)

Table 10.5 Minimum Wait-State Settings

External Wait-State Behavior

On **SRAM, IOI (I/O Intel type), and IOM (I/O Motorola type) accesses**, the internal wait-state generator ignores the mem wait n signal until its last internal wait-state. At that time, users can add an arbitrary number of additional external wait-states. The last internal wait-state corresponds to the clock before cpu ack n would have asserted, thus mem wait n must be asserted any time before the final clock cycle of the transaction occurs. If the channel is using 0 wait-states internally, the first data cannot be stopped unless mem_wait_n is left asserted before the memory transaction begins.

On **Dual-Port accesses**, if mem_wait_n is always ignored during the first clock of a dpm transaction, it allows the dpm time to generate a valid busy_n signal. On subsequent clocks, mem_wait_n is internally synchronized for metastability by delaying it one clock, and the internal wait-state counter is then reset to 0 to restart the dpm transaction. If any channel uses the dpm mode, then mem_wait_n is automatically ignored during SRAM, IOI, and IOM accesses. Note that only 1 dpm may use mem_wait_n, unless external provisions are made to ensure that a dpm address match does not occur on other banks.

Typically, the RC32334 BTA register is also set up before switching to any bank besides the Boot PROM. The RC32334 BTAs are set to their maximum of 3 clocks and most memories can be set to a minimum of 1 clock (a Trecovery clock is always inserted, in addition to any BTA clocks).

Notes | Bus Error Recovery

The Memory Controller gracefully aborts on a bus error and bus time-out. Both bus errors and bus timeouts latch the present physical address into the BusError Address Register. This implies that the bus error controller can only assert cpu_buserr_n up until the first cpu_ack_n would be returned.

On a bus error, the memory controller ignores the mem_wait_n signal and returns cpu_ack_n to the CPU core, at the normal times indicated by the WSG until the transaction is complete. At the first cpu ack n, cpu buserr n is then asserted. A bus time-out may occur at any time during the bus transaction, even after the first ack_n has been returned. If the time-out occurs, the bus time-out interrupt is asserted, then the mem_wait_n is ignored and the transaction continues.

Signal Descriptions

[Table 10.6](#page-157-0) describes the signals used in RC32334's memory controller transactions. The list of memory controller registers is provided in [Table 10.7](#page-158-0), with register fields and their descriptions listed in [Table 10.11](#page-160-0).

Table 10.6 Memory Controller Pin Descriptions (Part 1 of 2)

Memory Controller **Register Definitions**

Notes

Table 10.6 Memory Controller Pin Descriptions (Part 2 of 2)

 $1.$ mem_addr[22:2] for the RC32332.

Register Definitions

[Table 10.7](#page-158-0) provides the physical hardware address locations of the Memory Controller registers, which include Memory Base and Mask registers for Banks 1:0 and the Control registers for Banks 5:0. Fields of the Bank and Mask registers are shown in [Figure 10.3](#page-159-0) and [Figure 10.4](#page-159-1).

Details on these fields are provided in [Table 10.9](#page-160-1) and [Table 10.10.](#page-160-2) The Memory Control register information is provided in [Figure 10.5](#page-160-3) and [Table 10.11](#page-160-0).

Table 10.7 List of Memory Control Registers

The base address registers are used to determine the starting location of a particular chip select. There are six pairs of MSB and LSB registers, a pair for each Memory Chip Select (MemCS). Each pair of memory base address registers is concatenated onto an internal 32-bit register and refers to the most significant 16 address bits and the least significant 16 address bits. Unused bits are always read as '0'.

Typically, if two banks of PROM/SRAM are used, the larger bank is placed in the Bank 0 address space and the smaller bank is placed in the Bank 1 address space. This arrangement allows a contiguous address space for the two combined banks.

The default value for bank 0 base address register [1800_0080] is 0x1FCO_0000 when the RC32334 is programmed in the standard boot mode. The default is 0xFFCO_0000 when programmed with the reset vector PCI_boot mode or the Non_boot mode. The default value for bank1 base address register [1800- 0088] is 0x 2000_0000.

Table 10.8 Internal Chip Select Base Addresses

Memory MSB Bank Mask Registers for Banks 1:0

The Bank mask registers are used to determine the address bits in the base address that are to be used for comparing whether a chip select is to be activated. Unused bits are always read as '0'. The internal grouping of the six chip selects are as listed in [Table 10.9](#page-160-1).

Figure 10.4 Memory Bank Mask Register for Banks 1:0

Notes

Table 10.9 Internal Chip Select Grouping

Table 10.10 Memory Mask Field Definitions and Values

Memory Control Register for Banks 5:0

Systems with multiple memory/IO banks can have all banks behind a FCT245 transceiver bank or they can have all banks on the CPU local bus. Systems may be "mixed" such that the boot memory Bank 0 is behind the FCT245 bank and other memory/IO banks can reside either behind the FCT245 transceiver bank or on the local CPU bus.

Note: For each bank, the Write Protect field (bit 12) and the Port Width Size field (bits 11:10) of the Memory Control register must be setup before any writes to that bank occur. The Write Protect field defaults to protected and must be unset prior to the first write issued. During write protection, the chip select remains de-asserted.

Figure 10.5 Memory Control Register Channel 5:0

Table 10.11 Memory Controller Register Field Descriptions, Channels 5:0 (Part 1 of 2)

79RC32334/332 User Reference Manual 10 - 11 19RC32334/332 User Reference Manual 10 - 11 1980 1002

Memory Controller **The Controller Controller** Timing Diagrams

Notes

Table 10.11 Memory Controller Register Field Descriptions, Channels 5:0 (Part 2 of 2)

Timing Diagrams

The timing of various memory and peripheral read and write operations is shown in the diagrams that follow. These diagrams include timing representations for both single and burst transfers. An operational overview description is provided before each diagram.

[Figure 10.6](#page-162-0) shows an SRAM-type single word memory read with 1 internally generated wait-state. Note that both the chip select, mem_cs_n[0], and the output enable, mem_oe_n, signals primarily determine the read access time for the data from the SRAM. Note that additional internally generated wait-states will repeat state 4. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Notes

www.DataSheet4U.com

Figure 10.6 Single Word SRAM Read Transaction

Memory Controller **Timing Diagrams**

Notes [Figure 10.7](#page-163-0) shows an SRAM-type single word memory read with 1 internally generated wait-state and then 1 externally generated wait-state as indicated by mem wait n asserting. Note that if the memory controller were programmed such that 2 or more internally generated wait-states occurred, mem_wait_n is ignored until the final wait-state occurs the clock before where debug_cpu_ack_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).

www.DataSheet4U.com

Figure 10.7 Single Word SRAM Read Transaction with Wait-State

Memory Controller **Timing Diagrams**

Notes [Figure 10.8](#page-164-0) shows an SRAM-type single word memory write with 2 internally generated wait-states. Note that the write enables, mem we n[3:0], are used as status lines, while the chip select, mem cs_n[0], is used as the primary write strobe. Also note that additional internally generated wait-states will repeat state 4, so that mem_cs_n[0] is continuously asserted during internal wait-states. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.8 Single Word SRAM Write Transaction

Notes [Figure 10.9](#page-165-0) shows an SRAM-type single word memory write with 3 internally generated wait-states and then 1 externally generated wait-state as indicated by mem wait n asserting. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. Note that if the memory controller were programmed such that 3 or more internally generated wait-states occurred, mem_wait_n is ignored until the final wait-state occurs where debug_cpu_ack_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=3, RWS=2).

Figure 10.9 Single Word SRAM Write Transaction with Wait-State

Memory Controller **Timing Diagrams**

Figure 10.10 Quad Word Burst Read SRAM Transaction

www.DataSheet4U.com

79RC32334/332 User Reference Manual 10 - 17 June 4, 2002

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.11](#page-167-0) shows an SRAM-type four word memory burst write with two internally generated waitstates. Note that the writes enables, mem we n[3:0], are used as status lines, while the chip select, mem cs n[0], is used as the primary write strobe. Note that if the access is to a 16-bit port-width, then an extra cycle (not shown) is automatically inserted between each datum, such that the write enables, mem_we_n[] can change dynamically for each halfword with both 1 clock setup and hold relative to the chip select asserting and de-asserting. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).

www.DataSheet4U.com

Figure 10.11 SRAM 4 Word Burst Write

[Figure 10.12](#page-167-1) shows an SRAM-type tri-byte mini-burst 16-bit port width write with 2 internally generated wait-states. Note that the second assertion of mem cs[] is delayed one clock to allow mem we n[] time to setup. (Type=00, 245=1, WP=0, PW=10, WWS=2. RWS=1).

Figure 10.12 Tri-byte 16-bit SRAM Write Transaction

Memory Controller						Timing Diagrams
Notes		Figure 10.13 shows an IOI-type single word memory read with 1 internally generated wait-state. Note that the read output enable, mem_oe_n provides the read data strobe.				
		Note that additional internally generated wait-states will repeat state 4, so that mem_oe_n is continu- ously asserted during internal wait states. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).				
			Þ \rightarrow	⁴ tSU \rightarrow 4 tHLD \rightarrow	⁴ tSU ⁴ tHLD	
	cpu_masterclk		\rightarrow tP			\blacktriangleright tP
	mem_addr[25:2]<<2			3C00000		
www.DataSheet4U.com	mem_data[31:0]	1FC00004	→tP		<u>ABC</u> D0000	\blacktriangleright tP
	$mem_c s_n[0]$			\rightarrow tP	\rightarrow tP	
	mem_oe_n			\rightarrow tP	\rightarrow tP	
	mem_we_n[3:0]	1111 →ltP		1111		1111 \blacktriangleright tP
	mem_245_dt_r_n		\rightarrow tP			
	mem_245_oe_n				\rightarrow tP	
	mem_wait_n					

Figure 10.13 IOI 1 Word Single Read

Memory Controller **Timing Diagrams**

Notes [Figure 10.14](#page-169-0) shows an IOI-type single word memory read with 2 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 1 wait-state. (Type=01, 245=1, WP=0, PW=10, WWS=3. RWS=2).

Figure 10.14 IOI 1 Word Single Read with Wait-State

Memory Controller							Timing Diagrams	
Notes	Figure 10.15 shows an IOI-type single word memory write with 2 internally generated wait-states. Note that the write enable bus, mem_we_n[3:0], provides the write data strobe.							
	Note that additional internally generated wait-states will repeat state 4, so that mem_oe_n is continu- ously asserted during internal wait states.(Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).							
					Þ	⁴ tSU		
	cpu_masterclk			→tP		⁴ tHLD	→tP	
	mem_addr[25:2]<<2					3C00000		
www.DataSheet4U.com	mem_data[31:0]	1FC00004	\blacktriangleright tP		ABCD0000		\rightarrow tP	
	mem_cs_n[0]			\rightarrow tP	\rightarrow tP	\rightarrow tP	→tP	
	mem_oe_n							
	mem_we_n[3:0]		1111		→tP 0000	\blacktriangleright _{tP}	1111	
	mem_245_dt_r_n	→tP					\rightarrow tP	
	mem_245_oe_n			\rightarrow tP			\rightarrow tP	
	mem_wait_n							

Figure 10.15 IOI 1 Word Single Write

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.16](#page-171-1) shows an IOI-type single word memory write with 3 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. (Type=01, 245=1, WP=0, PW=10, WWS=3. RWS=2).

www.DataSheet4U.com

Figure 10.16 IOI 1 Word Single Write with Wait-State

[Figure 10.17](#page-171-0) shows an IOI-type four word memory burst read with 1 internally generated wait-state for each datum. Note that the read output enable, mem_oe_n, provides the read data strobe. The burst IOMtype access is not conventionally used by I/O peripherals. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).

79RC32334/332 User Reference Manual 10 - 22 June 4, 2002

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.18](#page-172-1) shows an IOI-type four word memory burst write with 2 internally generated wait-states for each data. Note that the write enable bus, mem we n[3:0], provides the write data strobe. The burst IOMtype access is not conventionally used by I/O peripherals. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.18 IOI 4 Word Burst Write

[Figure 10.19](#page-172-0) shows an IOM-type single word memory read with 1 internally generated wait-state. Note that the chip select, mem_cs_n[0], provides the data strobe while the output enable—or the write enables indicate the read/write status. Also note that additional internally generated wait-states will repeat state 4, so that mem_cs_n[0] is continuously asserted during internal wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.19 IOM 1 Word Single Read

Memory Controller **Timing Diagrams**

Notes [Figure 10.20](#page-173-0) shows an IOM-type single word memory read with 2 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 1 wait-state. (Type=10, 245=1, WP=0, PW=10, WWS=3. RWS=2).

Figure 10.20 IOM 1 Word Single Read with Wait-State

Memory Controller **Timing Diagrams**

Notes [Figure 10.21](#page-174-0) shows an IOM-type single word memory write with 2 internally generated wait-states. Note that the chip select, mem_cs_n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. Also note that additional internally generated wait-states will repeat state 4, so that mem_cs_n[0] is continuously asserted during internal wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.21 IOM 1 Word Single Write

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.22](#page-175-1) shows an IOM-type single word memory write with 3 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=3. RWS=2).

www.DataSheet4U.com

[Figure 10.23](#page-175-0) shows an IOM-type four word memory read with 1 internally generated wait-state for each data. Note that the chip select, mem_cs_n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).

79RC32334/332 User Reference Manual 10 - 26 June 4, 2002

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.24](#page-176-0) shows an IOM-type four word memory write with 2 internally generated wait-states for each datum. Note that the chip select, mem cs n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.24 IOM 4 Word Burst Write

[Figure 10.25](#page-176-1) shows a DPM-type single word memory read with 1 internally generated wait-state. Note that both the chip select, mem_cs_n[0] and the output enable, mem_oe_n, primarily determine the read access time for the data from the SRAM.

Note that additional internally generated wait-states will repeat state 4. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.25 Dual-Port 1 Word Single Read

Memory Controller **Timing Diagrams Notes** [Figure 10.26](#page-177-0) shows a DPM-type single word memory read with 1 internally generated wait-state, and then 1 externally generated wait-state is indicated by mem wait n asserting. Note that the internal waitstate counter starts over each time mem_wait_n is asserted, such that when mem_wait_n de-asserts the internal wait-state counter goes through a complete count before the transaction ends. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1). 1 2 3 4 5 6 7 8 9 tHLD tHLD tHLD tSU tSU tSU ⁺tHLD tSU cpu_masterclk tP | ||| ||| ||| ||| ├─ीtP 3C00000 mem_addr[25:2]<<2 \Box www.DataSheet4U.com\1FC00004 | | | || || || || | mem_data[31:0] tP | || ||| ||| |>|tP mem_cs_n[0] tP | || ||| ||| |>|tP mem_oe_n tP | || ||| ||| |>|tP mem_we_n[3:0] 1111 X 1111 X 1111 tP | | | | ||| ||| ||| | | |>|tP mem_245_dt_r_n tP | || ||| ||| |>|tP mem_245_oe_n mem_wait_n **Figure 10.26 Dual-Port 1 Word Single Read with Wait-State**

mem_245_oe_n

mem_wait_n

Figure 10.27 Dual-Port 1 Word Single Write

Memory Controller The Controller Controller Timing Diagrams and Timing Diagrams of Timing Diagrams of Timing Diagrams

Notes [Figure 10.28](#page-179-1) shows an SRAM-type single word memory write with 3 internally generated wait-states and then 1 externally generated wait-state as indicated by mem wait n asserting. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. Note that if the memory controller were programmed such that 3 or more internally generated wait-states occurred, mem_wait_n is ignored until the final wait-state occurs where debug_cpu_ack_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=3, RWS=2).

www.DataSheet4U.com

Figure 10.28 Single Word SRAM Write Transaction with Wait-State

[Figure 10.29](#page-179-0) shows a DPM-type four word memory burst read with 1 internally generated wait-state for each datum. Note that both the chip select, mem_cs_n[0] and the output enable, mem_oe_n primarily determine the read access time for the data from the SRAM. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).

79RC32334/332 User Reference Manual 10 - 30 June 4, 2002
Memory Controller **Timing Diagrams**

Notes [Figure 10.30](#page-180-0) shows a DPM-type four word memory burst write with 2 internally generated wait-states. Note that the writes enables, mem_we_n[3:0], are used as the primary write strobes. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).

Figure 10.30 Dual-Port 4 Word Burst Write

www.DataSheet4U.com

Synchronous DRAM Controller

Notes

Introduction

The SDRAM controller supports 4 channels of 32-bit physical banks. Because each SDRAM chip/ channel internally provides 2 to 4 bank arrays of memory, the 4 physical channels have a total of 8 to 16 virtual/conventional page banks. In systems using DIMMs, the 4 chip selects correspond to 2 DIMM cards. Only same size banks are supported. A total of 512 MB of SDRAM memory can be used. Each of the DRAM channels has software selectability as to how much memory space a channel uses.

Features

- *SDRAM controller (32-bit memory only)*
	- *– 4 banks, non-interleaved, 512 MB total (interleaving is not supported)*
- *Automatic refresh generation in the background*
- *Software programmable options support 1 (33MHz), 2 (66MHz), or 3 clock CAS latency for 75MHz parts*
- *Software programmable Pre-charge Time and Refresh Time*
- *Supports SDRAM DIMMS or SODIMMS*

SDRAM Enhancements in Y Silicon Revision

The SDRAM memory controller is one of the modules that has been enhanced in the Y revision of the silicon. [Table 11.1](#page-182-0) outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/ RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

Table 11.1 SDRAM Differences Between Z and Y Revisions (Part 1 of 2)

Synchronous DRAM Controller Features and the synchronous DRAM Controller Features

Notes

www.DataSheet4U.com

Table 11.1 SDRAM Differences Between Z and Y Revisions (Part 2 of 2)

To ensure backwards compatibility with Z revision, the new functionality in Y revision is enabled using bits in a new register that was not included in the Z revision. Specifically, the Control Register present in the Z revision has been renamed to Primary Control Register and a new register, Secondary Control Register, has been added. Both registers are shown in [Table 11.2](#page-183-0) below.

Table 11.2 Modified and New SDRAM Control Registers

Synchronous DRAM Controller Block Diagram and the Synchronous DRAM Controller Block Diagram

Notes Block Diagram

Figure 11.1 SDRAM Block Diagram

Functional Overview

The SDRAM controller provides a glueless interface to industry standard SDRAMs as well as four chip selects (sdram_cs_n[3:0]), each supporting either two or four SDRAM banks. Two banks are supported when 16 M-bit SDRAMs are used; four banks when 64 M-bit SDRAMs are used. Each SDRAM bank must have a 32-bit data path. As shown in [Table 11.3,](#page-184-0) the SDRAM controller supports a wide variety of SDRAMs, allowing the 32-bit data path to be constructed using x4, x8, x16, or x32 SDRAMs.

Table 11.3 Supported SDRAMs (Part 1 of 2)

Table 11.3 Supported SDRAMs (Part 2 of 2)

 $1.$ The allocated physical memory map for SDRAM is 256 MB maximum when using the User Mode. The Kernel Mode can address additional memory above 0xC000_0000, but it is generally not recommended since the User Mode cannot access this physical address space. Thus, in practice, several of the 128 M-bit, 256 M-bit, and 512 M-bit systems are limited to using only 1 or 2 of the available 4 chips selects.

The master input clock to RC32334 is cpu_masterclk, which is used as the system clock for SDRAMs. All SDRAM transactions on the memory and peripheral bus are synchronous to this clock. During SDRAM transactions, the address bus is multiplexed as shown in [Table 11.4.](#page-185-0) The exact address multiplexing is dependent upon the configuration of the page size field in the SDRAM control register.

The SDRAM controller contains a single control register, since SDRAMs connected to all four chip selects must share a common configuration. The SDRAM controller does not support the burst addressing mode of SDRAMs. Instead, SDRAMs must be configured to use the pipeline command mode, allowing the SDRAM controller to simulate burst operations by issuing a new address on each clock cycle. This allows the SDRAM controller to perform linear burst operations, as required by the DMA controller, as well as supporting Subblock Address Ordering read operations as required by cache refills.

The SDRAM controller provides the control signals necessary to control two sets of external buffers, such as 74FCT245s, on the RC32334 system data bus (mem_data[31:0]). The buffer output enable (sdram_245_oe_n) pins are the enables for such buffers, while the external buffer direction (sdram_245_dt_r_n) pin controls the direction.

Note: The Memory and Peripheral Address Bus sdram_addr [13:2], corresponds to the SDRAM chip pins A11:A0.

SDRAM[16] is added by multiplexing its functionality onto mem_addr[16]. The drive strength for mem_addr[16] must be increased to SDRAM high drive strength. SDRAM[16] outputs a27, a26, a25, and a24 are based on the SDRAM RAS Mux Control field setting in the SDRAM Control register.

The RC32334 includes a dedicated SDRAM address signal, denoted sdram_addr_12 (A10), which allows transparent refreshes to assert the PRECHARGE_ALL command during SDRAM accesses, as well as the appropriate row address during the row address command. This signal should be connected to the A10 pin on the SDRAM devices.

Table 11.4 SDRAM Address Multiplexing (Part 1 of 3)

Synchronous DRAM Controller **Functional Overview** Functional Overview

Notes

www.DataSheet4U.com

Table 11.4 SDRAM Address Multiplexing (Part 2 of 3)

79RC32334/332 User Reference Manual 11 - 5 June 4, 2002

Synchronous DRAM Controller Functional Overview Runder Functional Overview Runder Functional Overview

Notes

Table 11.4 SDRAM Address Multiplexing (Part 3 of 3)

 1.425 - a2 denote bits from the RC32334 internal physical address bus.

2. sdram_addr[14:2] pins correspond to the A12:A0 pins on SDRAM devices.

3. For 16 M-bit bank size, sdram_addr[14] duplicates sdram_addr[13] for DIMM expandability, such that the SDRAM BA pin(s) can be connected to sdram_addr[14] instead of sdram_addr[13].

4. AP - Auto Precharge (automatically precharged at end of transaction).

The sdram_ras_n, sdram_cas_n, sdram_we_n, and sdram_addr[12] signals, summarized in [Table 11.5,](#page-187-3) encode the command issued to an SDRAM.

Table 11.5 SDRAM Command Encoding

 $1. X = Don't care.$

Notes | Base Address Decoding

The SDRAM base (SDRAM[3|2|1|0]BASE) and SDRAM mask (SDRAM[3|2|1|0]MASK) registers¹ control the address decoding for each SDRAM chip select. The SDRAM mask register bit settings control the bits used for address decoding. When a bit in the SDRAM mask register equals one, the corresponding address bit is active in address comparisons.

If a bit in the SDRAM mask register equals zero, then the corresponding address bit does not participate in address comparisons. All active address bits not masked by the SDRAM mask register are compared to the value in the SDRAM base register. If they all match, then the corresponding SDRAM chip select is asserted. The software selectable regions are as listed in [Table 11.6](#page-188-0).

Table 11.6 Base Address and Base Mask Address Map

Note: Because Bank1, Bank2, and Bank3 default to the same base register value, all three registers must be programmed by the boot software, when initializing the DRAM interface to valid Base and Mask register values before initial access.

Page Row Comparators

Bank row page address comparators are used by the SDRAM controller to speed up consecutive multiple bus transactions to the same row of an already active bank, i.e., where the upper row address bits are constant but the lower column address bits are changing. Each chip select supports up to four bank page row address comparators: two are used with 16 M-bit SDRAMs and all four are used with 64 M-bit SDRAMs. Although each bank row page address comparator is 12 bits in size (a31:a20), not all bits are used in all SDRAM configurations. The bank page row address comparators support 1024, 2048 & 4096 byte pages, and because even the smallest application has at least 2 pages to select from, the page comparators will typically be left on as defined by CAS A10 (sdram_addr[12]). To decode which page comparator is being used, use RAS A11 (sdram_addr[13]) (16M-bit) or RAS A12/A13 (sdram_addr[14][15]) (64M-bit).

When the CPU performs a read or write operation to SDRAM space, the bank page row address comparator associated with the SDRAM bank selected is checked. If the bank was left active and the value in the comparator matches the SDRAM row address, then the access can be made without first closing the currently active page and then opening a different page.

 If the active page in the bank page row address comparator does not match the SDRAM row address, before the access can occur, the active page must first be closed (precharged) and the correct page made active. Finally, if there is no active page in the bank, the required page must first be made active and then the access can occur.

Burst Support

RC32334 does not use the burst addressing mode of SDRAM chips. Instead, the RC32334 uses the "pipeline command" mode, which imitates a burst by issuing a new address on each clock. The RC32334 is able to burst in subblock address order on bursts from the RC32300 CPU Core as well as burst in linear address order on bursts up to 1KB. from DMA. [Figure 11.2](#page-189-0) shows the subblock retrieval method.

^{1.} The Bank1 range priority overrides the Bank0 range. Thus, if the physical address of a memory transaction is such that Bank1 is selected, it will override the Bank0 row select. Similarly, Bank3 overrides Bank2, which overrides Bank1.

	Start Address[3:0] Burst Sequence		
		(0.4.8.C)	
		(4.0.C.8)	
я		(8, C, 0, 4)	
◠		(C, 8, 4, 0)	

Figure 11.2 Subblock Ordered Retrieval Method

RAS/CAS Address MUX

Using an RAS/CAS multiplexer—where extra address bits can be used for various chip types (1Mx16, 2Mx8, 4Mx4)—provides 32-bit support. Because common SDRAM DIMMs come in a 64-bit width, some users may want to populate RC32334 boards with discrete package(s) in order to provide 32-bit wide memory.

Alternatively, users can tie a 64-bit DIMM module's data outputs and byte masks together to form two banks of 32-bit SDRAM. Systems consisting of more than eight chips should buffer the address lines. 64Mbit parts, which use 4 internal banks, are supported by using an additional address pin as the additional signal. Two additional page comparators are added.

If the SDRAM controller's control register bank size is selected to be 16M bank size, then during the Row address phase sdram_addr[13] (BA) will be duplicated on sdram_addr [14] for DIMM upward compatibility.

Refresh Timer

 The SDRAM timer is enabled/disabled through software so that self-refresh can be invoked. An internal interrupt can be optionally generated when the timer overflows. In systems with no SDRAM, the SDRAM refresh timer can be used as a general purpose timer. This option is enabled by setting the sdram_enable_n bit (31) in the SDRAM control register to zero, which disables the queueing of SDRAM refresh transactions when the timer expires. The TO sticky bit in the RTC register is an input to the interrupt controller. A refresh will close all open pages.

Error Recovery

The SDRAM controller is required to abort gracefully on a bus error and bus time-out. Both bus errors and bus time-outs latch the present physical address into the BusError Address Register. This implies that the bus error controller can only assert buserror_n up until the first ack_n would be returned. Both ack_n and busreq_n are de-asserted when buserror_n is asserted, such that the user can connect retry_n instead of buserror_n if desired.

On a bus error, the memory controller must skip to the transaction end state of the primary state machine and return all outputs to their transaction end values. A bus time-out may occur at any time during the bus transaction, even after the first ack_n has been returned. If the time-out occurs, then ack_n is immediately returned and if a burst, the transaction continues.

SDRAM Initialization

Before using, SDRAMs must be powered up and initialized in a predefined manner. Each SDRAM contains a mode register which defines the specific mode of operation for the SDRAM. The mode register selects: the burst length, the burst type, CAS latency, operating mode, and write burst mode. The mode register is programmed using an SDRAM LOAD MODE REGISTER command.

To support compatibility within a wide range of devices, the SDRAM controller does not directly support the SDRAM LOAD MODE REGISTER command. Instead, this command must be synthesized using an SDRAM custom transaction, initiated as follows:

- \bullet Select one or all four of the chip selects (sdram cs $n[3:0]$) in the CS field of the SDRAM control register
- Program the sdram_addr[12] status by setting the sdram_addr[12] bit in the SDRAM control regis-

Notes **Notes** ter, which then determines the state of the SD_ADDR[12] pin during an SDRAM custom transaction¹

- Program the Write Enable status by setting the WE bit in the SDRAM control register, which then determines the state of the DWEN pin during an SDRAM custom transaction
- Program the RAS and CAS status by setting the RAS and CAS bits in the SDRAM control register, which specifies the state of the RASN and CASN signals during an SDRAM custom transaction.

On the next decoded SDRAM memory cycle, a transaction will be issued to the SDRAM with the command programmed in the SDRAM control register. For the Load Mode Register command, the lower address field bits (A13:A0) determine the value programmed into the SDRAM mode register. The chip select signals selected in the chip select field are asserted for one clock cycle and are reset after the command has been executed.

The state of the sdram_ras_n, sdram_cas_n, and sdram_we_n signals reflects the state programmed into the SDRAM control register, until a new command value is written into the SDRAM control register. The state of the sdram_cke signal is reflected directly from the programmed state. The address bus is driven with the column address. If the processor operation was a write², the data bus is driven with the data to be written. Using this mechanism, most SDRAM commands, including LOAD MODE REGISTER, may be synthesized by the RC32334. After the SDRAM custom transaction completes, the value of the chip select field in the SDRAM control register is automatically reset back to zero.

Register Definitions

The Base Address and Base Mask registers allow selection of the address range to be decoded for each channel. The address map for base address, base mask, and primary and secondary control registers is provided in [Table 11.7](#page-190-0). Through the SDRAM Primary and Secondary Control registers, various SDRAM features and options are enabled, as shown in [Figure 11.3](#page-191-0) and [Table 11.8](#page-191-1) for primary and [Figure 11.4](#page-194-0) and and [Table 11.9](#page-194-1) for secondary.

Table 11.7 SDRAM Register Address Map

 $1.$ Set this bit only for a precharge command.

^{2.} The RC32300 CPU core performs a read or write operation to SDRAM space. This causes the RC32334 to assert the SDRAM chip selects programmed in the CS field of the control register, drive the address bus with the address of the SDRAM column address, and drive the SDRAM custom command programmed in the SDRAM register. In addition, if the CPU core performed a write operation to SDRAM space, then the data bus is driven with the data written by the CPU.

Notes | SDRAM Control Registers

SDRAM Primary Control Register

Figure 11.3 SDRAM Primary Control Register Fields

Table 11.8 SDRAM Primary Control Register Field Descriptions (Part 1 of 4)

www.DataSheet4U.com

Synchronous DRAM Controller and SDRAM Control Registers

Notes

www.DataSheet4U.com

Synchronous DRAM Controller and the state of the SDRAM Control Registers

Notes

Synchronous DRAM Controller Synchronous DRAM Controller SDRAM Control Registers

Notes

Table 11.8 SDRAM Primary Control Register Field Descriptions (Part 4 of 4)

SDRAM Secondary Control Register

www.DataSheet4U.com

Figure 11.4 SDRAM Secondary Control Register Fields

Synchronous DRAM Controller and Superintendent SDRAM Control Registers

Notes

www.DataSheet4U.com

Notes | Timing Diagrams

[Figure 11.5](#page-196-0) shows an SDRAM non-page burst read, as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is turned off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks—then occurs. Finally, the column addresses are then captured.

Note that there is CAS latency from the column address until the first data appears, which in this case is 2 clocks. Also, in this case, auto precharge has been programmed—as indicated by the AP symbol—by the col3 sdram addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time occurs, however, at least 4 clocks coincidently, prior to the next transaction because of the RC32300 CPU core BTA protocol. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=4, RC=8, Status=FF).

Figure 11.5 SDRAM Non-Page Burst Read

[Figure 11.6](#page-197-0) shows an SDRAM non-page burst write as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is turned off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks—then occurs. Finally, the column addresses are then captured.

Note that the write data occurs at the same time as its column address and write command. In this case, auto precharge has been programmed, as indicated by the AP symbol, by the col3 sdram_addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time is enforced, in this case 3 clocks, before the next transaction from the SDRAM controller can begin. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=3, RC=8, Status=FF).

Figure 11.6 SDRAM Non-Page Burst Write

[Figure 11.7](#page-197-1) shows an SDRAM non-page single word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to r/w command delay—in this case 2 clocks then occurs. Finally, the column address is captured.

Note that there is CAS latency from the column address until the data appears, which is 2 clocks in this case. Also in this case, auto precharge has been programmed—as indicated by the AP symbol—by the col sdram_addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time occurs coincidentally at least 4 clocks before the next transaction begins, because of the RC32300 CPU core BTA protocol. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=4, RC=8, Status=FF).

Figure 11.7 SDRAM Non-Page Word Read

[Figure 11.8](#page-198-0) Shows an SDRAM non-page single word write, as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks— then occurs. Finally, the column address is captured.

Note that the write data occurs at the same time as its column address and write command, as does the sdram bemask n[3:0] and dqm bus, indicating which bytes are valid. In this case, auto precharge has been programmed, as indicated by the AP symbol, by the col sdram_addr. Finally, the beginning of the next

Synchronous DRAM Controller The Controller Controller Timing Diagrams and Timing Diagrams

Notes **transaction is shown.** A minimum pre-charge time is enforced, in this case 3 clocks, before the next transaction from the SDRAM controller can begin. The RP field, in this case 3 clocks, must include both the tRP precharge time and the tWR write recovery time of the SDRAM AC requirements. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=3, RC=8, Status=FF).

[Figure 11.9](#page-198-1) shows an SDRAM page-hit burst read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page matches the previous page. Thus, no precharge occurs. The row address is not needed nor is a tRCD active command to r/w command delay, so the column addresses are captured.

Note that there is CAS latency2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).

Figure 11.9 SDRAM Page-Hit Burst Read

[Figure 11.10](#page-199-0) shows a SDRAM page-hit burst write, as it occurs after the SDRAM controller has left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. Neither the row address or tRCD active command to r/w command delay are needed, so the column addresses are captured.

Synchronous DRAM Controller The Controller Controller Timing Diagrams Timing Diagrams

Notes Note that the write data occurs at the same time as its column address and write command. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram_addr. Finally, the beginning of the next transaction is shown. At least 2 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).

Figure 11.10 SDRAM Page-Hit Burst Write

[Figure 11.11](#page-199-1) shows a SDRAM page-hit single word read as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. The row address is not needed nor a tRCD active command to r/w command delay, so the column address is captured.

Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction, because of the RC32300 CPU core BTA protocol, at which time an SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).

Synchronous DRAM Controller The Controller Controller Timing Diagrams and Timing Diagrams

Notes [Figure 11.12](#page-200-0) shows an SDRAM page-hit single word write, as it occurs after the SDRAM controller has left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. The row address is not needed nor is a tRCD active command to r/w command delay, so the column address is captured.

> Note that the write data occurs at the same time as its column address and write command. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram_addr. Finally, the beginning of the next transaction is shown. At least 2 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time an SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).

Figure 11.12 SDRAM Page-Hit Word Write

[Figure 11.13](#page-200-1) shows a SDRAM page-miss burst read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page does not match the previous page, so a precharge occurs that is of the Pre-charge programmed length, in this case 3 clocks. Then the row address is captured and a tRCD active command to r/w command delay occurs. The column addresses are then captured.

Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-miss or hit may (re-)occur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).

Synchronous DRAM Controller The Controller Controller Timing Diagrams and Timing Diagrams

Notes [Figure 11.14](#page-201-0) shows an SDRAM page-miss single word read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page does not match the previous page, so a precharge occurs that is of the Pre-charge programmed length, in this case 3 clocks. Then the row address is captured and a tRCD active command to r/w command delay occurs. The column address is then captured.

> Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-miss or hit may (re-)occur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).

Figure 11.14 SDRAM Page-Miss Word Read

[Figure 11.15](#page-201-1) shows an 11 clock page mode SDRAM refresh with the Pre-charge Clocks field programmed to the value of 3 clocks and the Refresh Transaction Clocks field programmed to the value of 8 clocks. A minimum of 8 clocks occurs before the next active command can occur, which in this figure is a page mode write.

Note that a non-page mode SDRAM refresh is similar, except that the Pre-charge All command and the Pre-charge Clocks field delay do not occur. Also note that the refresh occurs transparently with respect to concurrent memory controller generated transactions. The refresh will wait until the current SDRAM transaction is complete (if present) and has higher priority over the next/new SDRAM transaction (if present). (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).

Notes Connecting the RC32334 to the SDRAMs

Below is the recommended address interface between the RC32334 and the SDRAM banks. A[10] allows "Precharge all banks" during each SDRAM precharge command as well as the appropriate Row address during the row address command.

SODIMM

SODIMM Configuration

RC32334 memory configurations can always use discrete parts. In addition, RC32334 is designed to use memory modules. The RC32334 default memory module configuration is the 100/168-pin DIMM with 4 chip selects. In addition, the RC32334 supports the 144-pin Small Outline DIMM (SODIMM-144) with 2 chip selects.

 The use of SODIMM requires two additional pins, sdram_s_n[1:0]. The SODIMM mode requires that the RC32334 SDRAM control register's SODIMM Enable bit be initialized to the SODIMM setting. Note that when the SODIMM mode is enabled, all DIMMs in the system must use the SODIMM signal configuration. In the SODIMM mode, the SDRAM module chip selects are provided on the two sdram s n[1:0] signals. sdram s n[0] is used to select banks 0 and 1 on the first SODIMM as programmed by the RC32334 address ranges for banks 0 and 1. sdram_s_n[1] is used to select banks 2 and 3 on an optional second SODIMM as programmed by the RC32334 address ranges for banks 2 and 3.

The SODIMM mode also changes the behavior of the sdram_bemask_n[3:0] DQM byte mask enables to only assert on even bank selects, 0 and 2. The SODIMM mode also changes the behavior of the sdram_cs_n[3:0] chip selects to become DQM byte mask enables that only assert on odd bank selects, 1 and 3.

Figure 11.16 SDRAM SODIMM Even Bank Non-page Word Read $t\mathbf{R}$ RowCol with AP Inhibit Activanhibil Read Nop X Nop X Inhibit Active AP = Auto Precharge, which is enabled by A12 high. $CL = Cas$ Latency = 2 clk sdram_addr[15:2] sdram_s_n[x] Command[ras,cas,we] sdram_bemask_n[3:0] sdram_cs_n[3:0] sdram_cke sdram_245_oe_n sdram_245_dt_r_n

SDRAM SODIMM Even Bank Non-Page Word Read

Synchronous DRAM Controller Some South Annual South So

Notes [Figure 11.16](#page-202-0) shows an SDRAM SODIMM Even Bank non-page word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to the r/w command delay (in this example a 2 clock delay) then occurs. Finally, the column address is captured. The module select, sdram_s_n[0] will assert if bank 0 is accessed or sdram_s_n[1] will assert if bank 2 is accessed. The even DQM bus signals, sdram_bemask_n[3:0], are asserted instead of the odd DQM bus signals, sdram_cs_n[3:0]. Note that the burst, write, and page mode accesses for even banks are similar to this case.

tR Row $%$ ol with A Inhibit Activanhibil Read Nop X Nop X Inhibit Active $AP =$ Auto Precharge, which is enabled by A12 high.
CL = Cas Latency = 2 clk sdram_addr[15:2] sdram_s_n[x] Command[ras,cas,we] sdram_bemask_n[3:0] sdram_cs_n[3:0] sdram cke sdram_245_oe_n sdram_245_dt_r_n

SDRAM SODIMM Odd Bank Non-Page Word Read

[Figure 11.17](#page-203-0) shows an SDRAM SODIMM Odd Bank non-page word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to the r/w command delay (in this example a 2 clock delay) then occurs. Finally, the column address is captured. The module select, sdram_s_n[0] will assert if bank 1 is accessed or sdram_s_n[1] will assert if bank 3 is accessed. The odd DQM bus signals, sdram cs n[3:0], are asserted instead of the even DQM bus signals, sdram_bemask_n[3:0]. Note that the burst, write, and page mode accesses for odd banks are similar to this case.

Synchronous DRAM Controller Some South Annual South So

Notes | SDRAM SODIMM Refresh

Figure 11.18 SDRAM SODIMM Refresh

[Figure 11.18](#page-204-0) shows an 11 clock page mode SDRAM SODIMM refresh with the Pre-charge Clocks field programmed to the value of 3 clocks and the Refresh Transaction Clocks field programmed to the value of 8 clocks. A minimum of 8 clocks occur before the next active command can occur, which in this example is a page mode write. Note that a non-page mode SDRAM refresh is similar, except that the Pre-charge All command and the Pre-charge Clocks field delay do not occur.

Also note that the refresh occurs transparently with respect to concurrent memory controller generated transactions. The refresh will wait until the current SDRAM transaction is complete (if present) and has higher priority over the next/new SDRAM transaction (if present). The module selects, sdram_s_n[1:0], are both asserted. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0. RP=3, RC=8, Status=FF.) (SODIMM=1.)

output clk Usage

The RC32334 provides an output clk output. This clock follows the cpu_masterclk with an approximate 5ns phase delay which aligns the transmit direction control, address, and data signals to a transmit clock. Conventional non-registered PC66, PC100, and PC133 SDRAMs cannot take advantage of the output_clk output feature. Instead, it is recommended that most systems use the cpu_masterclk as the SDRAM clock. Because the output clk output is enabled at reset time, unless used elsewhere in the system as a transmit aligned clock, output_clk can be turned off to save power using the RC32334 SDRAM control register output_clk Output Enable bit.

Please see the RC32334 Design Considerations document at www.idt.com for the latest SDRAM recommendations, especially concerning the use of transceivers, speed grades, and data width.

www.DataSheet4U.com

79RC32334/332 User Reference Manual 24 June 4, 2002
MWW.DataSheet4U.com

Introduction

The PCI Interface Controller complies with *PCI Local Bus Specification, Revision 2.2*¹ *.* Both master and target modes are supported. The interface implements 3.3V PCI-compliant pads (5V tolerant). The PCI bus operates up to 66 MHz and supports burst transfers. The PCI Interface Controller serves as a PCI bridge between the PCI bus and the RC32334 internal bus. The block diagram of the PCI Interface Controller is shown in [Figure 12.1](#page-208-0).

PCI Interface Controller

The PCI bus interface contains two separate data paths, one for access initiated by the CPU or DMA and one for access initiated by an external PCI agent. Each path has its own FIFO, and each path operates independently from the other.

The PCI controller uses a dedicated DMA engine, separate from the four general purpose DMA controller channels described in Chapter 13, to initiate PCI bus target transfers to and from local memory.

Features

The PCI Interface Module includes the following functions:

- *Master and Target Controllers*
- *Host or Satellite (Adapter Card) mode*
- *Capability to access configuration registers from CPU*
- *Target lock support*
- *PCI Bus Arbitration selection in Host Mode*
- *Internal arbiter provides:*
	- **Fixed priority or Round Robin**
	- *Arbitrate 3² external PCI masters*
- *Capability to disable internal arbiter to implement arbiter function externally*
- *Mailbox registers*
- *Software programmable endianness byte swapper*
- *Address translation between CPU address space and PCI address space*
- *Independent DMA engine for PCI target transfers from PCI bus to CPU memory*
- *Support for Plug and Play*

PCI Interface Enhancements in Y Silicon Revision

The PCI Interface is one of the modules that has been significantly enhanced in the Y revision of the silicon. T[Table 12.1](#page-207-0) outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/ RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

¹. For operational details and/or timing diagrams not included in this chapter, refer to the PCI 2.2 specification. 2. Arbitrate 2 external PCI masters for the RC32332.

Table 12.1 PCI Differences Between Z and Y Revisions

Notes To ensure backwards compatibility with Z revision, the new functionality in Y revision is enabled using bits in new registers that were not included in the Z revision. These new registers are shown in [Table 12.2](#page-208-2) below.

Table 12.2 Additional PCI Control Registers

Functional Overview

During reset, three reset initialization pins (mem_addr[22:20]) must be set up properly to select the desired PCI and boot modes for the RC32334. [Table 12.3](#page-208-1) shows all of the possible mode configurations with the settings of mem_addr[22-20] pins, which are latched after reset. The PCI interface controller can be in either **host mode** or **satellite mode**.

Table 12.3 Initialization Pins mem_addr[22:20] Settings

When the PCI Boot Mode option is selected at reset, the PCI host can write to the PCI master enable bit. This is because the PCI Target Not Ready bit (PCI Arbitration Register, bit 2) is cleared when the PCI Boot Mode option is selected.

PCI Address decoded by 32334/32332 Target PCI "**Memory Base Address Register**" (**BAR1**, PCI Address Translated to Local Bus Physical Address by the BAR 1 (up to 4GB) BAR 4 (up to 4GB) BAR 3 (up to 4GB) BAR 2 (up to 4GB) CPU Memory Space 1 (up to the top 24-bits substituted) "**PCI to CPU I/O Space Base Register"** (4 ranges) example: 7F00_C840 (I/O) example: 1F00_C840 **BAR2**, **BAR4**) or Target PCI "**I/O Base Address Register**" (**BAR3**) (4 ranges). "**PCI to CPU Memory Space [4,3,1]**" or CPU I/O Space (up to the top 24-bits substituted) CPU Memory Space 2 (up to the top 24-bits substituted) CPU Memory Space 4 (up to the top 24-bits substituted) The BAR's are setup via the PCI Configuration Register Space rather than the Local Bus memory space.

Figure 12.3 PCI to CPU Memory Mapping

RC32334 PCI Bus Target Operation

The PCI interface of the RC32334/RC32332 integrated processors is optimized to support transfers for external PCI bus masters that initiate the transmission/reception of data to/from local SDRAM (termed as target mode in this chapter). When the device is configured for target operation, the module supports up to seven queued target write commands and one queued target read command. When these queues are exceeded, the PCI host transaction will be retried until the command can be accepted. When the RC32334 PCI is configured as a target, external PCI masters can perform up to 8 word bursts.

The PCI target interface allows an external PCI master to be able to read and write any local memory address. This allows an external PCI master to access local SDRAM, Memory-I/O (8, 16 or 32-bit memory) or any internal register. The PCI target interface automatically performs byte scattering (writes) and gathering (reads) for devices on the memory and peripheral bus, and partial writes and reads for SDRAMs. PCI bus accesses to 8-/16-/32-bit external I/O are supported, provided that the I/O addresses are aligned on a word boundary and that the data is located in the correct 1/2/4 byte lanes. Note there is NO byte unpacking. Therefore, for 8- or 16-bit accesses the reminder of the word will not be used.

The PCI bus master can read/write to memory through a CPU memory space 1 BR. The CPU memory space 1 BR translates a PCI address to a local physical CPU address by modifying the top upper 24 bits are programmable. This means that the minimum memory size is 256 Bytes.

Similarly, when accessing I/O peripherals, the CPU I/O space BR translates a PCI address to a local physical CPU address by modifying the top 24 address bits of the PCI address. For I/O accesses, note that only the top 8 address bits of the PCI address bus are used, as the I/O space accessed from the PCI bus is limited to 64 words (256 bytes). The endianness swap setting can be modified for each of the above BRs by setting a bit in each BR.

The RC32334 PCI does not support the cache line wrap mode defined in the PCI specification. Thus, the RC32334 PCI master never generates a cache line wrap mode. A cache line wrap mode cannot be generated from PCI agents, since the RC32334 does not recognize this mode. If this mode is generated from the PCI bus, the RC32334 device will treat the access as linear incrementing.

The PCI bus interface supports target locking. Once a lock has been established, all PCI target transactions to the RC32334/RC32332 device are retried until the lock has been released. Lock operations are useful for creating atomic sequences as seen by external masters on the PCI bus. Lock accesses cannot be issued when the RC32334 is a PCI master.

Note that on PCI target accesses to memory and IO, 0x0xxx xxxx and 0x0000 00xx spaces are decoded. This enables conventional debug and non-PC system usage of this address space.

PCI Target Control in the PCI to CPU memory and I/O space base registers contain additional fields beyond the BAR register which control the behavior of the PCI bus interface when acting as a PCI target. These include:

- *A retry timer controls the number of PCI clock cycles the PCI interface will wait (to receive the first data of an access) before it issues a retry command. This is used during target read operations (i.e., memory read, memory read multiple, memory read line, and I/O read) to specify the number of PCI clock cycles the PCI bus interface is allowed to wait (for the first data quantity of a transaction) before the transaction must be retried. During target write operations (i.e., memory write, memory write and invalidate, and I/O write), this field specifies the number of PCI clock cycles the PCI bus interface is allowed to wait (for space to appear in the PCI target input FIFO) before a transaction must be retried. The initial value for the retry timer is specified in the Retry Timer (RTIMER) field of the PCI CPU Memory and I/O Space Base register. Note that PCI 2.2 sets the maximum to 16 PCI clock cycles. However, the RC32334/RC32332 device allows this limit to be extended up to 255 clock cycles. Although this violates the PCI specification, it does provide an opportunity to optimize PCI bandwidth for systems with known PCI-based peripherals.*
- *A disconnect timer controls the number of PCI clock cycles the PCI interface will wait between data transfers. If the PCI bus interface is unable to accept data before the timer expires, the PCI bus will be released. PCI 2.2 specification allows a maximum of 8 PCI clock cycles, but the RC32334/RC32332 allow a value of up to 255 clock cycles.*

The PCI bus interface supports target delayed reads. The PCI bus interface supports only one pending delayed read. If a read is attempted while a delayed read is pending, the transaction is retried and a delayed read is not initiated for the transaction. The external PCI master that initiates a delayed read is expected to retry the transaction until the read completes. The PCI bus interface contains a discard timer. If the master does not repeat a delayed read request within 2^{15} clock cycles, the discard timer will expire and discard the pending read. If the discard timer expires and a pending read is discarded, then the pending read discarded (PRD) bit is set in the PCI controller interrupt pending register. Note that the discard timer

The PCI transaction ordering constraints may be viewed as favoring target write operations, since only a single delayed read is allowed when there are posted writes, while multiple posted writes are allowed when there is a delayed read.

can be disabled by setting the disable discard timer (DDT) bit in the PCITC register.

There is also an "eager prefetch" mode. When enabled, the target read PCI block will continue to fetch data until its FIFO is filled. Since the new FIFO is 16 words, this means that a single word fetch can result in 16 words, divided into two bursts, being fetched across the local bus. This will result in substantial throughput improvements in cases of long block reads. However, this mode should be used with caution. If the system is not moving blocks of data, but rather doing isolated reads from specific locations, enabling these features will degrade system performance rather than improve it.

Note that the last 16 words of physical memory should not be accessed by a prefetchable PCI target read. If they are accessed, a system error via the pci_serr_n signal may be signalled since the target read prefetch may try to access non-existent memory beyond the physical memory bank, thereby generating a local bus non-decoded address error.

RC32334 PCI Bus Master Operation

RC32334 PCI Bus Master operation is defined as CPU core or general purpose DMA initiated read/write transfers between the RC32334 and the PCI bus. The address map is shown in [Table 12.4](#page-212-0) when the CPU core or DMA controller wants to access the PCI bus. The CPU or DMA can read/write to targets on the PCI bus through 3 PCI memory spaces. In PCI master mode, the device can perform quad-word bursts for both read and write accesses. When accessing PCI memory space, the corresponding PCI memory space Base Register (BR) translates a local physical CPU address into a PCI address by modifying the top 4 address bits of the local CPU address.

Notes Similarly, when accessing PCI I/O space, the PCI I/O space Base Register translates a local physical CPU address into a PCI address by modifying the top 4 address bits of the local CPU address. The BRs can point to the same or overlapping address spaces, if desired. The endianness swap setting can be modified for each of the BRs by setting a bit in each BR.

> When the RC32334 PCI is configured as a master, it can perform quad-word burst for both read and write accesses.

Table 12.4 PCI Address Map

RC32334 PCI Bus Target Operation

RC32334 PCI Bus Target operation is defined as an external device that initiates a PCI bus read or write transfers between the PCI bus and external memory or between the PCI bus and an I/O peripheral. Note that only 32-bit wide external memory is supported. The PCI bus master can read/write to memory through a CPU memory space 1 BR. The CPU memory space 1 BR translates a PCI address to a local physical CPU address by modifying the top upper 24 bits are programmable. This means that the minimum memory size is 256 bytes.

The PCI controller uses a dedicated DMA engine, separate from the four general purpose DMA controller channels described in Chapter 13, to initiate PCI bus target transfers to and from local memory.

Similarly, when accessing I/O peripherals, the CPU I/O space BR translates a PCI address to a local physical CPU address by modifying the top 24 address bits of the PCI address. Note that only the top 8 address bits of the PCI address bus are used for I/O accesses, as the I/O space accessed from the PCI bus is limited to 64 words (256 bytes). The endianness swap setting can be modified for each of the above BRs by setting a bit in each BR.

The RC32334 PCI Bus Target supports PCI bus accesses to 8-/16-/32-bit external I/O, assuming the I/O addresses are aligned on a word boundary and that the data is located in the correct 1/2/4 byte lanes. Note there is NO byte unpacking. Therefore 8- or 16-bit access the reminder of the word will not be used.

When the RC32334 PCI is configured as a target, external PCI masters can only perform up to 8 word bursts. If the write address is such that it will cross a 1024-byte boundary (minimum SDRAM page size), the current write will end when the 0x3FC offset is reached and a new IPBus write is ready to begin.

The RC32334 PCI does not support the cache line wrap mode defined in the PCI specification. Thus, the RC32334 PCI master never generates a cache line wrap mode. A cache line wrap mode cannot be generated from PCI agents, since the RC32334 does not recognize this mode. If this mode is generated from the PCI bus, the RC32334 device will treat the access as linear incrementing.

The RC32334 PCI controller supports lock accesses when RC32334 is a PCI target. However, the lock accesses cannot be issued when the RC32334 is a PCI master.

Note that on PCI target accesses to memory and IO, 0x0xxx_xxxx and 0x0000_00xx spaces are decoded. This enables conventional debug and non-PC system usage of this address space.

PCI Satellite Mode

The PCI bus interface can also be configured for satellite mode operation. The satellite mode can be initiated in two ways:

- **Notes** *The satellite can boot from the Memory Controller. In this case, the bootstrapping code for the satellite resides in the local memory space from which the satellite board boots up*
	- *The satellite can boot from the PCI serial EEPROM. In this case, the satellite loads its configuration registers from a serial EEPROM and then attempts to boot over the PCI bus.*

In either case, the host PCI bridge in the system is required to program the PCI configuration registers prior to the satellite generating or receiving any PCI cycles on the PCI bus.

To ensure the correct Satellite mode of operation, the System Controller needs to configure mem addr[22:20] bits on reset. When mem addr[22:20] is configured to [001], the satellite is set to boot from the Memory Controller. When mem_addr[22:20] is configured to [011], the satellite is set to boot from the PCI serial EEPROM.

Booting from the Memory Controller

Booting from the Memory Controller, the Satellite mode receives and generates PCI cycles on the PCI bus. The initialization steps are as follows:

- 1. Configure the local boot ROM on the satellite system to:
	- *Link local PCI registers and CPU (PCI to CPU and CPU to PCI)*
	- *Set up the PCI configuration register Master Latency Timer, Cacheline Size, Retry Timeout, TRDY Timeout, etc.*
- *Reset the PCI Target Not Ready bit in the PCI Arbitration Register.*
- 2. Configure the satellite PCI Configuration Registers using the host PCI bridge:
	- *Memory Base Address Register (Configuration Header Offset: 0x10)*
	- *I/O Base Address Register (Configuration Header Offset: 0x18)*
	- *Enable the Bus Master, Memory, and I/O Access in the PCI Configuration Command Register.*

Booting from the PCI Serial EEPROM

The Satellite mode, booting from the PCI serial EEPROM, loads the PCI configuration registers from the serial EEPROM. The initialization steps are as follows:

- 1. Program the serial EEPROM with the desired configuration register values.
- 2. Configure the satellite PCI configuration registers using the host PCI bridge.
	- *Memory Base Address Register (Configuration Header Offset: 0x10)*
	- *I/O Base Address Register (Configuration Header Offset: 0x18)*
	- *Enable the Bus Master, Memory, and I/O Access in the PCI Configuration Command Register.*

Once the satellite PCI interface is enabled by the host PCI bridge by writing to the Command Configuration Register, the satellite generates an Instruction Fetch cycle with the local bus physical address 0x1FC0 0000. This address is translated to the PCI bus address 0x0FC0 0000 before being placed on the PCI bus by the satellite's local PCI Memory Space 3 Base Register, its contents being all 0's on reset.

The satellite can only boot from a 32-bit port-width external device sitting across the PCI bus. The target device selected for the PCI address 0x0FC0 0000 must have a 32-bit boot memory in this address space (typically a 32-bit EPROM space or an SDRAM space where the bootstrap code for the satellite is placed prior to enabling the satellite). The Target Not Ready bit in the PCI Arbitration Register is reset by default. Also, the BusError is disabled at power up in this mode. The BusError must be enabled by the startup code as soon as the satellite is initialized in order to catch any non-decodable address cycles on the PCI bus.

In the PCI-boot mode, the System Controller Internal BIU BusError Register has the CPU BusError, IP BusError, and Watch Dog timeout bits disabled, which allows the RC32334 to wait indefinitely for the PCI host to initialize the system.

Serial EEPROM Interface

When booting from PCI, the serial EEPROM is used to load the PCI configuration header in the Satellite mode.

The boot serial EEPROM must be compatible with and at least as large as the NM93CS46 (1024-bit or greater), which uses the MICROWIRETM of National Semiconductor serial protocol. The RC32334 will sequentially read each of the register addresses listed in [Table 12.5](#page-214-0), starting from EEPROM address 0x00, skipping unused addresses, and continuing until EEPROM address 0x3E. Each EEPROM address corre-

PCI Interface Controller Functional Overview Research Interface Controller Functional Overview

Notes sponds to a 16-bit datum (not the 8-bit datum that PCI address uses), such that each EEPROM address holds a 16-bit PCI field. Thus, all odd EEPROM addresses are unused by the RC32334 PCI EEPROM interface and can be used for other storage purposes. The 16-bit PCI fields correspond to the definitions of the corresponding PCI Configuration Registers.

Table 12.5 PCI Serial EEPROM Address Fields

PCI Commands Supported

The RC32334 PCI master supports PCI memory read line and memory write invalidate commands. Memory read line performs a quad-word burst read and memory write invalidate performs a quad-word write. To enable the memory write invalidate command, the cache line size in the Cacheline Size Configuration Register must be nonzero (see [Figure 12.21](#page-233-0)), the memory write and invalidate enable bit in the Command Configuration Register (see [Figure 12.17](#page-231-0)) must be enabled, and a burst write must be generated from the CPU or, more typically, from the DMA. As a PCI target, the RC32334 supports memory read line, memory read multiple, and memory write invalidate.

[Table 12.6](#page-214-1) summarizes the PCI command codes supported (and not supported) by the controller as master and as target.

Table 12.6 PCI Commands (Part 1 of 2)

Table 12.6 PCI Commands (Part 2 of 2)

PCI Configuration Register Access

The way RC32334 interfaces and accesses the configuration registers is defined in the PCI specification 2.1, Section 3.7.4.1, Configuration mechanism #1. This mechanism requires the following two RC32334 internal registers be defined to access PCI configuration space:

- *PCI Configuration Address Register at 1800_2cf8*
- *PCI Configuration Data Register at 1800_2cfc.*

A PCI configuration register should be accessed in the following manner:

a. Write the desired address of a configuration register to the PCI Configuration Address register

b. Read from (or write to) the PCI Configuration Data register to receive (or to send) data.

The data in the PCI Configuration Data register will be automatically received from (or sent to) the desired configuration register. The device number field of the PCI Configuration Address Register is used to select the IDSEL line of the PCI satellite to be configured. See [Table 12.7](#page-215-0) below.

Table 12.7 PCI Device to IDSEL Mapping

Device Number 0x00 refers to the PCI host (RC32334) in which case the transaction is handled internally and the PCI Bus remains idle. Device Numbers 0x15 to 0x01 will assert a single pci ad[31:11] line high during the configuration access shown in [Table 12.7.](#page-215-0) The PCI system board is assumed to resistively couple the appropriate pci_ad[31:11] line to each satellite's pci_idsel line.

Before the RC32334 can be ready to perform any PCI operations, its PCI configuration registers must be set up correctly. The RC32334 PCI master and target are defaulted to not ready (disabled) after reset.

If the RC32334 PCI is in host mode, then the CPU needs to configure the RC32334 PCI configuration registers, including read-only configuration registers. The RC32334 PCI target is not ready until the PCI target not ready bit (bit 2 of the PCI Arbitration Register) is set to 0. When the RC32334 PCI target is not ready, all the PCI assesses to RC32334 from the PCI bus will be retried by the PCI controller. Thus, after the writing of configuration registers is complete and RC32334 is ready, bit 2 of the arbitration register needs to be set to 0 to enable the RC32334 PCI target operations.
Notes When writing the configuration registers, the RC32334 in host mode will perform 5 extra cycles of address stepping, such that the PCI address is valid for 5 clocks before PCI frame n is asserted. This allows the target to resistively couple an address signal to its pci_idsel pin.

> If the RC32334 PCI is in satellite mode, read-only configuration registers can be loaded by the CPU core. If the CPU core finishes loading the read-only configuration registers in the satellite mode, then bit 2 of the PCI Arbitration Register needs to be set to 0, so that the RC32334 PCI target can respond to accesses from the PCI bus. If the boot mode initialization chooses to use the EEPROM to load read-only configuration registers, then the system using the RC32334 will be booted from the PCI bus after reset, instead of from the normal local bus address space.

> To enable RC32334 PCI master operation, the enable bus master bit in the configuration command register must be set to 1 either by the CPU core if the RC32334 PCI is in host mode or by an external PCI host if in satellite mode.

PCI Polling Error Handling

When the RC32334 device issues a config_read cycle to an unpopulated PCI slot, the device should read back 0xFFFFFFFF. The RC32334 can also be configured to ignore PCI bus errors. This is controlled through bit 7 in the Bus Interface Unit (BIU) BUSErr Control Register. Even when buserror is disabled, a bus error interrupt is still generated which can be polled by PCI BIOS software.

PCI Interrupts

If the PCI bus writes a 1 to one of the low order 4 bits in the PCI to CPU mailbox pending register, then a corresponding interrupt is generated to the CPU core via the internal cpu_int_n[3] signal and the CPU core must service and clear this interrupt. (For testing purposes only, the CPU may also set the interrupt.) If the CPU writes a 1 to one of the low order 4 bits in the CPU_to_PCI pending mailbox register, then a corresponding interrupt is generated to the PCI bus via the pci inta n pin, and this interrupt needs to be cleared from the PCI bus. Note that the PCI to CPU mailbox interrupt can be generated in either host or satellite mode, while CPU_to_PCI mailbox interrupts can be generated only in the satellite mode.

The CPU core or DMA can initiate a PCI access and know whether it is failed or not by enabling both the PCI master read error interrupt and the PCI master write error interrupt defined in the PCI controller interrupt pending register. Note that both interrupts must be enabled to ensure that a RC32334 PCI master access error can be observed. If only one of the interrupts is enabled, then a master access error may not be detected.

To enable any PCI address or data parity error detection by the PCI interface controller, both the parity error response bit and SERR# enable bit must be enabled in the command configuration register. Two kinds of parity errors can be reported to the CPU by using two specific interrupts. These two errors are PCI Target Write Data Parity Error, and PI Master Data Parity Error, as indicated in the PCI controller interrupt pending register.

Signal Definitions

Note that the pci_serr_n I/O signal to the RC32334 is connected as an output, but the signal is not connected internally inside the device as an input. Users wishing to utilize this signal should connect this signal externally to either the cpu_nmi_n signal or a high priority interrupt line on the PCI host. Additionally, a pci_eeprom_cs signal has been added as a PIO pin. This enables external EEPROMs, configured in the PCI memory address space, to be written to and reprogrammed. To support the feature, an extra PIO register has also been added. Note that the I/O direction of pci_gnt_n[1] is controlled by the PIO Direction Register, not by the PCI arbiter mode. See Chapter 15, Programmable I/O (PIO) Controller.

When the RC32334 is in PCI satellite mode, the pci_gnt_n[2:0] and pci_req_n[2:0] pins on the RC32334

each have a different name and use¹. [Table 12.8](#page-217-0) shows the name and the direction of each pin for the different settings of RC32334. A complete description of all PCI signals is provided in [Chapter 1,](#page-32-0) [RC32334](#page-32-1) [Device Overview.](#page-32-1)

 $1.$ Depending on the PCI Mode for which the default is configured.

Table 12.8 RC32334 Muxed PCI Pin Names and Directions

1. pci_gnt_n[1] output enable control is determined by the PIO Pin Direction Register bit field, which defaults to the Output Direction at reset.

2. There is no pci_req_n[1] in the RC32332.

Register Definitions

Table 12.9 PCI Interface Control Register Address Map (Part 1 of 2)

www.DataSheet4U.com

Table 12.9 PCI Interface Control Register Address Map (Part 2 of 2)

Note: A detailed description of interrupt related registers is provided in [Chapter 14,](#page-264-0) [Expansion](#page-264-1) [Interrupt Controller](#page-264-1).

PCI Controller Interrupt Pending Register 11

Figure 12.4 PCI Controller Interrupt Pending Register 11 Fields

Table 12.10 PCI Controller Interrupt Pending Register 11 Field Descriptions

CPU to PCI Mailbox Interrupt Pending Register 12

Setting a bit in the CPU to PCI mailbox interrupt pending register by the CPU will generate a corresponding interrupt to the PCI bus.

Figure 12.5 CPU to PCI Mailbox Interrupt Pending Register 12 Fields

Table 12.11 CPU to PCI Mailbox Interrupt Pending Register 12 Field Descriptions

PCI to CPU Mailbox Interrupt Pending Register 13

External PCI Bus Masters may access the PCI to CPU mailbox interrupt pending register via a RC32334 Target memory or I/O access. This assumes that either the PCI CPU memory space base register or the PCI CPU I/O space base register is set up to allow access to the RC32334 System Controller physical address range base of 0x18000000.

Setting a bit in the PCI to CPU mailbox interrupt pending register by the PCI bus will generate a corresponding interrupt to the CPU bus.

Figure 12.6 PCI to CPU Mailbox Interrupt Pending Register 13 Fields

Table 12.12 PCI to CPU Mailbox Interrupt Pending Register 13 Field Descriptions

PCI Memory Space [1,2,3] Base Register

Whenever PCI Memory is accessed from the CPU or DMA, the high order 4 bits of the CPU physical address are replaced by bits 31:28 of this register to generate the PCI address.

31 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 28 27 28 28 28 28 28 28 28

PCI Memory Base **Reserved** Reserved **Endianness Swap** Endianness Swap

Figure 12.7 PCI Memory Space [1,2,3] Base Register

Table 12.13 PCI Memory Space [1,2,3] Base Register Field Descriptions

PCI I/O Base Register

Whenever I/O space is accessed from the CPU or DMA, the high order 12 bits of the CPU physical address are replaced by bits 31:20 of this register to generate the PCI address.

Note that if compatibility with existing software written for the RC32134 system controller is desired, this register should be programmed with $0x = 88$ _ _ _ _ h.

Figure 12.8 PCI I/O Base Register

Table 12.14 PCI I/O Base Register Field Descriptions (Part 1 of 2)

www.DataSheet4U.com

Notes

Table 12.14 PCI I/O Base Register Field Descriptions (Part 2 of 2)

New Feature Register

This register is not present in the Z revision of the RC32334/RC32332 devices. To ensure backwards compatibility, new functionality was provided by adding new registers. Upon system boot-up, this register defaults to provide compatibility with Z revision silicon as follows:

- *bit 1 is zero, enabling configuration read cycles to generate an interrupt should a PCI error occur*
- *bit 0 is zero, enabling bits 23:20 of the PCI Base Register to program higher order bits.*

When a config_read cycle is generated, a PCI error will produce read data as 0xFFFFFFFF. With the PCI Config Read Suppress Bus Error bit field set in the PCI New Feature Register, the PCI Interface Controller suppresses the generation of an IPBus Error for Config Read errors and returns the read data as 0xFFFFFFFF. Thus, neither a bus error exception to the CPU nor an IPBus error interrupt will occur. Even with this bit set, Non-Config Reads to conventional PCI memory space still signal a CPU bus error.

PCI Interface Controller **Register Definitions Register Definitions**

.

Notes

 31 2 1 0

Reserved Config Read Suppress Shift CPU to I/O Base Bus Error

Figure 12.9 PCI New Feature Register

Table 12.15 PCI New Feature Register Field Descriptions

PCI Target Control Register

A new register for the Y revision of silicon, PCI Target Control Register, is added at physical address 0x1800_20A4.

 31 0

Refer to Table 12.14

Figure 12.10 PCI Target Control Register

www.DataSheet4U.com

Table 12.16 PCI Target Control Register Field Descriptions (Part 1 of 4)

Notes

Table 12.16 PCI Target Control Register Field Descriptions (Part 2 of 4)

Notes

Table 12.16 PCI Target Control Register Field Descriptions (Part 3 of 4)

Notes

Table 12.16 PCI Target Control Register Field Descriptions (Part 4 of 4)

 1 . To fully utilize the Eager Prefetch mode, the Target disconnect timer (DTimer) should be set high enough to avoid practically all disconnects, and the Master should issue Memory Read Multiple commands using large blocks (for instance 64 words or more).

PCI Arbitration Register

When the RC32334 PCI is in the host mode, either an internal arbiter or an external arbiter can be selected. The internal arbiter can arbitrate up to four¹ PCI masters, including the RC32334 device itself. When the internal arbiter is used, either a round robin or a fixed priority arbitration scheme can be chosen. If the RC32334 PCI is in the satellite mode, then the external arbiter is always used.

At boot time, in the standard reset boot mode, the PCI Target Not Ready Bit is set. This allows the PCI configuration registers to be written from the CPU and from the PCI side. After initialization, this bit should be cleared so that normal PCI operation, which requires the configuration registers to be in read-only mode, can begin.

Note: Most conventional masters are able to take advantage of Idle Grant Mode enabled.

^{1.} Two PCI masters for the RC32332.

Figure 12.11 PCI Arbitration Register Fields

Table 12.17 PCI Arbitration Register Field Descriptions

 $1.$ There is no pci_req_n[1] in the RC32332.

PCI to CPU Memory/IO Space [1,2,3,4] Base Registers

Whenever local CPU memory is accessed via the PCI bus, the upper 4 bits of a PCI address are substituted to create a CPU physical address.

Figure 12.12 PCI to CPU Memory/IO Space [1,2,3,4] Base Register

www.DataSheet4U.com

Table 12.18 PCI to CPU Memory/IO Space [1,2,3,4] Base Register Field Descriptions

www.DataSheet4U.com

Notes | PCI Configuration Address Register

Figure 12.13 PCI Configuration Address Register Fields

Table 12.19 PCI Configuration Address Register Field Descriptions

^{1.} If the enable bit is illegally disabled (because there is no analogous PC-AT I/O address space in the MIPS architecture) then the PCI target state machine is fully reset.

2. Device number 0 refers to the RC32334's host device (which is itself).

PCI Configuration Data Register

Figure 12.14 PCI Configuration Data Register Field

Table 12.20 PCI Configuration Data Register Field Description

RC32334 PCI Configuration Registers

The PCI Configuration Space is described in this section. [Table 12.21](#page-230-0) shows the bits used, the read/ write status, and the base address of each register. Shaded registers are read-only registers after being loaded and areas with x's are 'don't-cares'. Each of the registers is described in the sections following this table.

These shaded read-only registers can be written (where applicable and allowed) by the CPU by first enabling the PCI Target Not Ready bit in the PCI Arbitration Register and then following this two-step procedure:

- 1. Write the PCI Configuration Register Address as a pointer into the Register Number Field of the PCI Configuration Address Register.
- 2. Write the data to the PCI Configuration Data Register.

The non-shaded status and read/write registers in [Table 12.21](#page-230-0) may only be read or written by the CPU when the PCI Interface Controller is configured to be in Host Mode. When the PCI Interface Controller is configured to be in Satellite Mode, the non-shaded status and read/write registers may only be read by the

Notes **CPU by first enabling the PCI Target Not Ready bit in the PCI Arbitration Register and then following the** two step pointer/data procedure listed in the paragraph above. In Satellite Mode, the non-shaded status and read/write registers may never be cleared or written by the CPU.

> During a Configuration Register access or other access that results in an error—for example, an undecoded access to an empty PCI slot—the PCI controller will return the data value 0xFFFFFFFF to the CPU. A BusError will also result unless masked by the Internal BIU BusError Control bits for CPU and IP accesses. Typically, during empty slot polling, the Internal BIU BusError Control Register's bit 7 (BusError Exception Disable) can be disabled. This will prevent a CPU exception from being generated, and the BusError interrupt can be handled/ignored by the Expansion Interrupt Controller.

Table 12.21 RC32334 PCI Configuration Registers

Vendor ID Register

This read/write register specifies the vendor of this device. This register must be set to 111Dh.

Notes | Device ID Register

This read/write register specifies the ID to identify this device. On the RC32332 it is recommended that the PCI Device ID be written as 0205h, either through the configuration register interface or, if in the PCI Boot Mode, through the PCI Boot EEPROM. Using the recommended value will distinguish the controller from the RC32334. The default for the RC32332 is 204h, the same value as the RC32334.

Figure 12.16 Device ID Register

Table 12.23 Device ID Address Field Description

1. 0x0205h for the RC32332.

PCI Command Register

The PCI command register is a read/write register that provides protocol control to generate and respond to PCI cycles. Note that system errors typically occur due to address or data parity errors. However, if a target access occurs that is undecoded by the local memory bus, a system error will also occur, which is generally only recoverable by the master aborting its retries and resetting the RC32334.

Figure 12.17 PCI Command Register

Table 12.24 Command Register

Notes | PCI Status Register

The PCI Status register reports the status of operations on the PCI bus. It also indicates the **PCI_DEVSEL#** timing that has been selected. If the Arbitration Register PCI Target Not Ready bit is set, then the 66MHz-Capable Flag (as well as other read-only flags) may be written.

Note: Except for bit 5, this is a register with a mixture of clearable status bits and read-only bits. Updates of bit 5 should be done through a read (other read-only bits), mask (status bits), modify, and write series of operations.

Figure 12.18 PCI Status Register

Table 12.25 Configuration PCI Status Register

Device Revision Identification Register

This read-only register contains the current revision identifier for this device.

www.DataSheet4U.com

Notes | Class Code Register

The Class Code register contains a code value identifying the generic function of this device. The codes listed in [Table 12.28](#page-233-0) duplicate PCI 2.2 Specification.

 31 Class Code Value

Figure 12.20 Class Code Register

www.DataSheet4U.com

Table 12.27 Class Code Register Field Description

Table 12.28 Class Code Definitions

Cacheline Size

The cacheline size register specifies the system cacheline size in units of 32-bit words. It allows Master write and invalidate operations if the PCI Command Register MWINV bit is set and a burst write is issued from the DMA or CPU.

Figure 12.21 Cacheline Size Register 7 Cacheline Size

Notes The PCI system requirements specify that the cacheline size must default to 0 at reset time. The RC32334 requires that the maximum cacheline size be no greater than 4.

Table 12.29 Configuration Cacheline Size Field Description

Master Latency Timer Register

The Master Latency Time Register is an 8-bit read/write register that controls the amount of time that the core, as a bus Master, can perform burst transfers if another Master requests the bus. The two least significant bits are hardwired to zero, allowing interval changes in increments of four clocks.

Figure 12.22 Master Latency Timer Register Fields

Table 12.30 Master Latency Timer Register Field Descriptions

Header Type

Header Type is defined in Section 6.2.1 of the PCI 2.1 Specification.

Table 12.32 BIST Register Field Description

PCI Memory/IO Base Address [1,2,3,4] Registers

This register contains the base address (BAR1-4) through which the PCI memory space is accessed. BARS1, 2, and 4 are memory base addresses by default; BAR3 is an I/O base address by default.

Figure 12.25 PCI Memory/IO Base Address [1,2,3,4] Register

Table 12.33 Memory/IO Base Address Register 1 (BAR1) Field Description

www.DataSheet4U.com

79RC32334/332 User Reference Manual 12 - 30 June 4, 2002

www.DataSheet4U.com

Table 12.34 Memory/I/O Base Address Registers 2 and 4 (BAR2,4) Field Description

Table 12.35 Memory/I/O Base Address Register (BAR3) Field Description

.

www.DataSheet4U.com

Notes | Subsystem Vendor ID

This read/write register identifies the vendor of the subsystem where the PCI device resides.

Figure 12.26 Subsystem Vendor ID Register

Table 12.36 Subsystem Vendor ID Field Description

Subsystem ID

This read/write register identifies the subsystem where the PCI device resides.

Figure 12.27 Subsystem ID Register

Table 12.37 Subsystem ID Field Description

Interrupt Line Register

The interrupt line register contains the interrupt line to which the controller core is currently connected.

Figure 12.28 Interrupt Line Register

Table 12.38 Interrupt Line Register Field Description

Interrupt Pin Register

This register contains the interrupt pin that the device uses.

Interrupt Pin Register

Figure 12.29 Interrupt Pin Register

15 $\,$ 8

Table 12.39 Interrupt Pin Register Field Description

MIN_GNT Register

This register specifies how long a burst period the device needs.

Figure 12.30 MIN_GNT Register

Table 12.40 MIN_GNT Register Field Description

MAX_LAT Register

This register specifies how often the device needs to gain access to the PCI bus.

Figure 12.31 MAX_LAT Register

Table 12.41 MAX_LAT Register field Description

TRDY Timeout Value

This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY.

Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeout is infinite.

Figure 12.32 TRDY Timeout Value Register

 7

Table 12.42 TRDY Timeout Value Field Description

Notes **Retry Timeout Value**

This register sets the maximum number of times the controller, as master, will retry. If the Retry Timeout Value is reached, a PCI Master Read or Write Error interrupt will occur in PCI Controller Interrupt Pending Register 11, bit 1 or bit 0.

The combined value (in nsec) of the Retry Timeout multiplied by TRDY Timeout must be smaller than the IPBus Timeout Value (in nsec). This ensures that PCI FIFO's are properly re-aligned on timeout errors. For additional information, refer to the BusError Address Register section in Chapter 8 and the Base Address Register 5 ([Table 16.7\)](#page-293-0) in Chapter 16.

15 $\,$ 8

Retry Timeout Value

Figure 12.33 Retry Timeout Register

Table 12.43 Retry Timeout Value Field Description

1. For example, assume 133MHz CPU, 33MHz PCI, and 1/2 system clock. If TRDY Timeout = 40 nsec and Retry Timeout = 40 nsec, then PCI Timeout = 124 µsec. and IPBus Timeouts should be greater than (124 µsec * 133MHz / 2) which should be greater than 2079h. Note that the CPU and IPBus Timers use the IPBus system clock which is typically 1/2 the frequency of the CPU pipeline clock.

For PCI systems capable of stopping the clock, the CPU Bus Timeout, IPBus Timeout, and the Watchdog Timeout timers must be disabled, so that the PCI clock can be restarted after an arbitrary delay. Alternatively, if the system design allows, the CPU could be signalled to not issue PCI Master transactions or a PCI reset could be issued when the PCI clock is stopped. Such a signal or reset would allow the CPU to continue operation while the PCI clock is stopped.

On PCI Master Write errors, the DMA engine is decoupled from the PCI interface via a master write FIFO. For example, if the PCI Master Write Error occurs due to a TRDY/Retry Timeout, the PCI Write FIFO is then flushed so that pending writes can be aborted. However, the DMA engine may have stored or continue to store additional writes after the initial error. Thus, in general, the PCI Master Write Error Interrupt service routine should note the PCI error and, if appropriate, restart the DMA engine from the point of the error.

DMA Controllers

Notes

Introduction

 Four general purpose DMA channels move data between source and destination resources such as system memory, PCI or external I/O devices (8-,16-,or 32-bit I/O devices are treated as memory-mapped word-aligned devices). Using a flexible, memory-based descriptor structure, any of the four channels efficiently support "scatter/gather" capability. The RC32334 DMA supports byte, half-word (16-bit), word, and quad-word burst transfers that can cross over quad-word boundaries and are then automatically split into single-word transfers until a quad-word boundary is reached. The DMA controller also automatically prevents burst transfers from crossing SDRAM page boundaries and supports little- or big-endian data conversions.

To initiate¹ a DMA transfer, the CPU configures the Status, Source Address, Destination Address and Next Descriptor Address registers with the memory address, PCI bus address, read-write transfer direction, boundary crossing points, end-of-transfer interrupt enable, and transfer enable information. Once configured, the controller arbitrates for the memory and PCI bus and performs data transfers to or from memory without host CPU intervention.

Throughout this chapter, the following terms are used as defined below:

Transfer — refers to the cumulative data that is moved via the entire descriptor chain.

Transaction — pertains to data that is transferred per descriptor block.

List of Features

- *Four general purpose DMA channels*
- *Flexible descriptor based operation*
- *Memory-to-memory and memory-to-peripheral transfers*
- *Supports quad-word burst transfer*
- *Supports last partial word transfer*
- *Supports Endianness swapping*
- *Programmable DMA bus transaction burst size (1, 2, 4 or 16 bytes)*

DMA Enhancements in Y Silicon Revision

The DMA controller is one of the modules that has been enhanced in the Y revision of the silicon. [Table](#page-241-0) [13.1](#page-241-0) outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

1.Although any of RC32334's four DMA channels can be used for PCI master initiator reads or writes, channels 2 and 3 are recommended, because of the presence of the optional dma_ready_n pins for channels 0 and 1. Note that the RC32332 only includes the dma_ready_n signal for channel 0.

Table 13.1 DMA Differences Between Z and Y Revisions

Two new fields, shown in [Table 13.2,](#page-241-1) have been added to the Configuration Register.

Table 13.2 New Fields in DMA Configuration Register

www.DataSheet4U.com

Notes Block Diagram

Functional units of the DMA device are shown in [Figure 13.1](#page-242-0).

Figure 13.1 Diagram of DMA General Block with IP Bus Interface

DMA Operations

The RC32334 has four general purpose DMA channels to transfer data between memory, I/O and PCI. Channels 2 and 3 are recommended for use of PCI Initiated read/write. 8/16/32 bit I/O devices are treated as memory mapped word aligned devices.

The RC32334 DMA supports byte, half-word (16-bit), word, and quad-word burst transfer modes. Quad-word burst transfers that cross over quad-word boundaries are automatically split into single word transfers till a quad-word boundary is reached. The DMA automatically prevents burst transfers from crossing page boundaries.

The flexible descriptor structure allows the DMA controller to efficiently perform data transfers to or from memory without host CPU intervention. Each DMA channel has four registers to hold the current descriptor information. These are the status, source address, destination address and the next descriptor address registers. The functions of these registers are described later in the register definition section.

To begin a DMA transfer, the EnDMACh bit (bit 31 of the Configuration register) must first be set to 1 and the Base Descriptor Address register set to point to the first descriptor of a chain of descriptors in memory. The last descriptor in this chain is a dummy and as such is not affiliated with any valid data, but it is required to aid in terminating the DMA transfer. The status field of this dummy descriptor is set to 0, which sets the DMAOwn bit to 0.

The DMA loads the first descriptor from memory into its internal registers. The data transferred from the source device in to an internal FIFO and from this internal FIFO to the destination device. A DMA done interrupt can be generated. For this the user needs to set DMADnlnt bit to 1, (i.e., bit 27 of the status register) for each transaction to tell the host that the current transaction has completed. The DMA will proceed to load the next descriptor via the address in the next descriptor address register to start a new transaction. This will continue until a dummy descriptor is detected in the chain.

The DMAOwn bit informs the DMA if the current descriptor is a valid data transaction descriptor. The LastDesc bit (bit 28 of the status register) informs the DMA if the current descriptor is the last valid data descriptor. If the DMA detects the dummy descriptor (i.e., when the DMAOwn bit is set to 0) the DMA will exit. However, if the DMA detects the dummy descriptor and does not detect the last valid data descriptor beforehand, then the DMA will still exit but will generate a DMA_not_owner interrupt via the external interrupt n[2] pin. Please see [Figure 13.2](#page-245-0) for a detailed diagram of a DMA transfer configuration.

The RC32334 DMA internally supports byte swapping between little endian and big endian devices, which bridges the compatibility problems between two systems with different endianness. The RC32334 DMA supports last partial word accesses in any mode by generating the appropriate byte enable signal for the last partial data. In this way, a transfer of any byte length can occur in any DMA mode.

Notes Two DMA modes (ready and done) are available for data transfer when accessing slow I/O devices. In the ready mode, when a slow I/O device is ready, the slow device asserts the dma_ready_n pin (low active) to initiate the data transfer. In the done mode, when a slow I/O device is done, the slow device asserts the dma_ready_n pin to signal to the DMA that the slow device is done receiving the current data. In both modes, the slow I/O device can keep the dma_ready_n pin de-asserted (high) if the slow device is not ready. This holds the DMA engine in the current state and does not start a new data transfer. Only DMA channels 0 and 1 have the dma_ready_n pins, so only these channels may be used to transfer data to or from slow I/O devices.

> The DMA module includes a option (enabled via bit 20 in the configuration register) to allow SDRAM to PCI DMA transfers to occur without locking up the internal bus. When enabled, the bus is only requested once the PCI Master TX FIFO has enough space to accept the transfer. This feature is specifically designed to improve SDRAM to PCI transfers. However the read operation may occur from any type of memory, including that located on the local bus. Note that when this mode of operation is selected, the user must set up descriptors for that channel such that all destination addresses point to the memory space mapped to the PCI Master TX FIFO. If incorrectly configured, unnecessary delays may occur, since the arbitration for that channel will always check the PCI Master TX FIFO status, without checking whether the destination address resides in the PCI Master TX FIFO range or (for example) SDRAM memory. Thus, for example, if the destination is SDRAM memory, the PCI TX FIFO may be full due to an independent access from the CPU or other DMA channel. This would delay the SDRAM access, even though it is independent from the PCI Master TX transaction.

Endianness Swapping

 The RC32334 DMA internally supports byte swapping between little-endian and big-endian devices, which bridges the compatibility issues that occur between two systems with different endianness. The RC32334 DMA supports last partial word accesses in any mode by generating the appropriate byte enable signal for the last partial data. In this way, a transfer of any byte length can occur in any DMA mode. The user must program the SrcEnd bit (Source Endianness) and the DstEnd bit (Destination Endianness). Examples of endianness swapping for word or half-word transfers are shown below.

DMA Transfer Modes

 For word/burst transfers (32<->32), the starting address must be word aligned. However, the RC32334 DMA will complete unaligned transfers also (32<->32) by automatically converting to the byte transfer mode, independent of the word or the quad-word burst transfer settings.

- 1. **Byte transfers**: used for non-word aligned transfers
- *Program MaxburstSz = 000, 1 byte.*
- *Both source and destination devices can have any starting address. Depending on the address and endianness, the data will show up on the proper byte lanes.*
- *For each transfer, the DMA will request the bus, read one byte from the source into internal fifo, write that byte from internal fifo to the destination, then release the bus. The DMA will repeat this procedure until all the data are transferred.*

Notes Note that the Bus Turnaround on the physical system data bus after a descriptor fetch is hardcoded to 1.0 clock. Thus, descriptor memory tables should be set up in physical memory that uses 1.0 clock BTA or less.

> Once the first descriptor is fetched, the DMA engine arbitrates for the System Data bus; when granted, the DMA engine executes a read to the Source Address as pointed to by the descriptor. A write is then immediately issued to the Destination Address, as pointed to by the descriptor. The DMA engine continues to request/grant/read/write until its Status indicates that the transaction is complete. When the DMA engine completes the request/grant/read/write loop for a descriptor, then the Status is written back to the Status Word within the descriptor's 4-word memory location. If more descriptors are pending, then the DMA engine uses the Next Descriptor Address register to fetch the next descriptor from memory, via a burst 4-word read. A diagram of the DMA transfer configuration details is provided in [Figure 13.2](#page-245-0).

> The DMA engine is often instructed by the descriptor chains to endlessly loop through the descriptor pool. One exception is to run out of descriptors "owned" by the Controller; for example, to run out of memory buffers. In this case, after fetching the next descriptor, the DMA engine examines the previous "LastDesc" status bit and ends/disables if "LastDesc" is set to"1." This method is also the typical way to end a fixed-size chain of descriptors, such that the DMA engine fetches one extra dummy descriptor with the DMA Own status bit set to the CPU.

> A second exception is to fetch a Controller owned descriptor with the "LastDesc" status bit set to '0', to indicate an unexpected last condition such that a "LastDesc" interrupt is generated. In this case, DMA may be restarted/re-enabled with the "continuation" control set by the Interrupt Handler when a descriptor becomes available, such that a new descriptor is re-fetched from the Next Descriptor Address register. This optional restart feature allows software to maintain the DMA channels with a Base Descriptor Address as a constant, if desired.

Figure 13.2 DMA Transfer Configuration

Notes | Last Partial Word Transfers

For **word or burst transfers**, if the last data is a partial word (for example, 1, 2 or 3 bytes), the DMA will always read the data from the low address of the source and write it to the low address of the destination, if the address is incremented (or high address if the address is decremented). For example, if the last transfer is one byte and the address is incremented, the last byte will show up on the following byte lane:

 For **half-word transfers**, if the last data is a byte, the DMA will always read the last byte from the low address (in little endian order) of the source and write it to the low address (in little endian order) of the destination. For example, if A1 is 0, the last byte will show up on the following byte lane:

If A1 is 1, the last byte will show up on the following byte lane:

Transfer Restrictions

When implementing DMA operations, the following transfer restrictions must be considered:

- *When the source or destination address is a constant (such as in I/O devices), the address must be word-aligned, and the I/O devices must be connected to the appropriate byte lanes according to endianness*
- *The following transfers are not supported:*
- *(1) Source is incremented and destination is decremented*
- *(2) Source is decremented and destination is incremented*
- *Unaligned word/burst transfers can only be done in byte mode (user-programmed MaxburstSz is ignored for unaligned word/burst transfer)*
- *When an address is decremented or constant, the DMA will not support burst transfers*
- *The starting address must be half-word aligned for half-word transfers*
- *Devices must have the same port width when doing DMA transfers from I/O to I/O*
- *DMA channels 2 and 3 do not have the dma_ready_n pins, therefore they can not be used to do DMA transfers with slow I/O devices.*

DMA Arbitration Methods

The RC32334's four independent DMA channels are functionally identical—with the exception of priority coding—and initialized with a set of chaining registers to determine the DMA source start base address, the DMA target start base address, the data transfer number, and the protocol style selection.

As discussed earlier in the transfer operations section of this chapter, to begin a data transfer operation, the channel will first arbitrate for the System Data bus. With multiple DMA requests pending, after a DMA access, the System Data bus is granted to the Controller instead of the next highest requestor; as such, there are two priority tiers: bus requestors and Controller. If DMA receives the bus, the DMA will use either the fixed or rotating priority schemes.¹ The rotating arbitration scheme is illustrated in [Figure 13.3.](#page-247-0)

Figure 13.3 Diagram Showing the Rotating Arbitration Scheme

The fixed priority encoding scheme is illustrated in [Table 13.3.](#page-247-1)

Fixed Priority	Agent
Highest	BIU
	PCI
	DMA0
	DMA1
	DMA ₂
Lowest	DMA3

Table 13.3 Fixed Priority Encoding

Once arbitration is settled, the DMA channel generates a read cycle with the source base address. The control register determines whether it is a burst. Typically, the source address will be through an internal memory controller, which will take the address and generate data, acknowledges, etc., back to the DMA controller channel. The DMA controller uses the DMA 4-word deep buffer FIFO to absorb the potential burst read data.

After the read is completed, the DMA channel initiates a write to the target address by emptying the read buffer FIFO. As in the read, the write is typically through an internal memory controller on the I/O Controller. This internal memory controller takes the address and data from the DMA FIFO and generates a write transaction. At the end of the transaction, the DMA channel's Block Size register is decremented by the transaction length.

If the Block Size register has not reached 0, the source and target addresses are incremented to their next value (which could be by +0, +1, +2, +4, or +16, depending on whether incrementing is enabled and whether a mini-burst or burst occurred). If the Block Size register has reached 0, then the DMA channel is finished with its current descriptor link chaining register assignment and the Status Word is written back to the memory descriptor. If the control register so instructs, the channel may set an interrupt and/or stop, and/or it may reload a new descriptor of chaining registers. If a new descriptor is loaded, then the DMA channel will repeat the basic DMA channel transaction by copying the new descriptor's instructions into the current instructions and then executing them.

1.DRAM refreshes occur in the background and may override an access to DRAM by delaying the start of the access.

Notes **Bus Turnaround (BTA) clock cycles will only be inserted if the DMA write after a read is going to take** less than the BTA value programmed. See bus interface unit register descriptions for more information.

DMA Access

On a DMA access that results in an IPBus Error, such as to a non-existent PCI target, the BIU Arbiter behavior is changed to more gracefully generate an IPBus Timeout rather than a Watchdog Timeout.

Signal Definitions

Two modes are available to the user for completing data transfers to or from slow I/O devices: dma_done_n and dma_ready_n¹.

DMA Ready

The RC32334 DMA Controller has a DMA throttling option called DMA Ready. The DMA Ready option is typically used for one of several cases:

- *External read I/O device where overall data rate is much slower than CPU, such that occasional reads are done in the process background on a request demand basis*
- *External write I/O device where overall data rate is much slower than CPU, such that occasional reads are done in the process background on a request demand basis*
- *External read I/O FIFO device that has FIFO almost Full Flag*
- *External write I/O FIFO device that has FIFO almost Full Flag.*

The dma_ready_n input signal can be used by an external I/O device to demand that the RC32334 DMA Controller initiate one transfer of data to or from the I/O device. dma_ready_n[0] can be used to control DMA Channel 0, and dma_ready_n[1] can be used to control DMA Channel 1.

Note: On the RC32332, there is one flow control signal, dma_ready_n[0] for DMA Channel 0.

dma ready n is first sampled 1.0 clock after the fourth/last debug cpu ack n asserts from the DMA Channel Descriptor fetch. This is similar to [Figure 13.4,](#page-249-0) except that the transaction is a four-word burst read. dma_ready_n can be a 1.0 clock pulse, or it can be asserted longer, as long as it is de-asserted (if it is intended to be de-asserted) before the next dma_ready_n sampling point for the next DMA transfer. If dma_ready is kept asserted at this sampling point, then the DMA Controller will assume that the next transfer is to occur (as might be the case if the external I/O device is a FIFO device that keeps dma_ready_n asserted until empty).

As shown in [Figure 13.4](#page-249-0), the next dma_ready_n sampling point first occurs on the clock after write debug_cpu_ack_n occurs for the current DMA transaction write. Note that if the transaction has multiple data, then the sampling point is after the last data. Whether or not the external I/O device is reading or writing (source or destination), the sampling always occurs after the read portion of the DMA transaction and the write portion have both occurred. After the sampling point occurs, if dma_ready_n is not asserted, then the DMA Controller will pause on that channel until dma_ready_n is asserted. Finally, after being sampled, dma_ready_n is internally double registered. Thus the next DMA transaction cannot possibly occur until at least 2.0 clocks after dma_ready_n is asserted.

1.As noted under DMA restrictions, only DMA channels 0 and 1 have the dma_ready_n pin, making these two channels the only DMA channels available for this type of data transfer. Channels 2 and 3 are restricted from this type of DMA transfer operation. The RC32332 only includes the dma_ready_n pin for DMA channel 0.

Figure 13.4 DMA Ready Sampling Point

[Figure 13.4](#page-249-0) shows the end of a DMA transaction, where the read portion has already occurred and the write portion is occurring via the 32-bit Memory Controller location. Note that the SDRAM Controller, as well as the other modes of the Memory Controller, have similar cases relative to the final assertion of debug_cpu_ack_n. The first possible point at which dma_ready_n is sampled to initiate another DMA transaction occurs 1.0 clock after debug_cpu_ack_n occurs.

Note that if the Enable DMA Channel bit in the channel Configuration Register is disabled during a burst transfer where dma_ready_n is being used, the burst transfer may abort the writeback of words from the DMA FIFO if the write is not block aligned. If the Enable DMA Channel is to be used (to disable the channel) in conjunction with the dma_ready_n mode, the transfer address should be aligned with the MaxBurstSz so that the final writes are flushed to memory.

DMA Done

DMA Done mode uses the dma_ready_n pin. The DMA channel configuration register bit 27, DMADone bit turns this mode on or off. Block devices which initially request or send more data than may be necessary can benefit from the use of the DMA Done mode.

Table 13.4 DMA Signal Pins and Definitions

Notes The DMA Done mode allows the dma_done_n pin to abort and disable the DMA channel either:

at the end of the current DMA bus transaction or

at the end of the next DMA bus transaction.

 DMA channel interrupt #3 is asserted and an Interrupt Service Routine can setup and re-enable the DMA channel as desired.

The dma done n pin is required to be asserted for at least one clock cycle. It is internally synchronized by double clocking to help avoid metastability issues if asserted asynchronously. As shown in [Figure 13.5,](#page-250-0) at the end of clock state cycle #11, dma_done_n is sampled by each DMA bus transaction exactly 5.0 clocks previous to the final internal cpu_ack_n signal which can be seen on the RC32334 as the debug cpu ack n signal. Both single data and burst accesses sample the dma_done_n signal 5.0 clocks previous to the final debug_cpu_ack_n of the read/writeback phase. For example, in a 4 word burst DMA bus transaction, the final debug_cpu_ack_n is the 8th ack, which occurs after the 4 word DMA read ack's, on the 4th word of the DMA writeback.

If the dma done n pin is asserted after the dma done n internal sample point, then the DMA channel will cease after the next DMA bus transaction from this DMA channel. The next DMA bus transaction address cycle which can be started from the same DMA channel will take at least 11.0 clocks from the previous dma_done_n internal sample point.

The DMA channel interrupt #3 for the dma_done_n pin occurs concurrently with the final debug_cpu_ack_n assertion and will occur whether or not the DMA channel coincidently ends because of the descriptor finishing normally. Note that interrupt #3 is different from the DMA Done Interrupt as setup by the descriptor status field which typically is used to denote the end of a normal descriptor finish.

After the interrupt for the dma done n pin occurs, an Interrupt Service Routine can setup or reuse a new descriptor and restart the DMA channel by re-enabling it.

Internal DMA Interrupt Signals

Each of the four DMA channels has 3 interrupts that are routed to the Expansion Interrupt Controller, which provides the logic for software to analyze the various interrupts generated by the overall system. These internal interrupts perform the functions described in [Table 13.5.](#page-250-1) More details on the Expansion Interrupt Controller are provided in Chapter 14 of this manual.

Table 13.5 DMA Interrupt Definitions (Part 1 of 2)

Table 13.5 DMA Interrupt Definitions (Part 2 of 2)

Restarting DMA Channels

DMA channels are restarted by re-enabling the EnDMACh field in the DMA Channel Configuration Register after this field has been cleared by the DMA Engine. An idle DMA channel can be detected using one of the following methods:

- 1. Use the DMA_clr_en interrupt. After the interrupt occurs, clear the interrupt and re-enable the DMA channel. After the interrupt occurs, clear the interrupt and re-enable the DMA channel.
- 2. Program DMA Done Interrupt to occur on the Last Descriptor. Then clear the interrupt and wait until the dummy descriptor is fetched before re-enabling the DMA channel. Usually, the interrupt handler has sufficient delay for the dummy descriptor to be fetched. Alternatively, the DMA channel's Configuration Register (or any other DMA channel register) can be polled (if any of the fields beside the Configuration Register's EnDMACh field were initially set to non-zero) because the registers return zeroes until the dummy descriptor fetch is finished. If the DMA Configuration Register's New Feature field is set, the EnDMACh field (in the Configuration Register) itself can be polled to detect if the dummy descriptor fetch is finished.
- 3. Program the Last Descriptor to not have the LastDesc field set. The dummy descriptor will be fetched and DMA_not_owner interrupt will occur. From context, if the descriptors are not added dynamically, or if the interrupt does not occur immediately after a descriptor is added dynamically, the interrupt can be cleared, and the DMA channel can be re-enabled using the Configuration Register's EnDMACh field. Note that, if applicable, in the interrupt after a dynamic descriptor case, either of the following may occur:
	- *Update (if necessary) the Next Descriptor Register and set the Configuration Register Cont field*
	- *Update the Base Descriptor Register and set the Configuration Register Cont field.*

Then, the interrupt can be cleared and the DMA channel can be re-enabled using the Configuration Register's EnDMACh field.

Register Mapping and Descriptions

Each of the four DMA channel's control registers determines channel usage, data transfer modes, and descriptor ownership of the four independent, general purpose channels. As programmed, these channels move data between source and destination ports, such as system memory, PCI, or external I/O devices. For the address mapping tables listed in this section, the effective address for a specific set of registers for that channel is the Base Address plus the Offset, as indicated in the tables that follow.

www.DataSheet4U.com

Table 13.6 DMA Channel 0 Register Address Map

Table 13.7 DMA Channel 1 Register Address Map

Table 13.8 DMA Channel 2 Register Address Map

Table 13.9 DMA Channel 3 Register Address Map

Configuration Register

The Configuration Register is a 32-bit register containing the data used to implement and manage DMA controller functions, as shown in [Table 13.10.](#page-253-0) When set to 1, bit 31 of this register is used to enable a DMA channel after the descriptor information and address have been established. Once initiated, DMA transfers can only be disabled after the current transaction is complete. When the DMA channel is active, this register reads as 0.

On DMA channels 0 and 1, the DMA Done (bit 27) and DMA Ready (bit 28) modes are available for data transfers from slow I/O devices. In the ready mode, once a slow I/O device is ready to begin a data transfer, the I/O device will set the dma_ready_n pin, which initiates the transfer. In the done mode, the slow device asserts the dma_ready_n pin to signal the DMA that the slow device is done receiving the data.

In both modes the slow device can hold the dma_ready_n pin high if the device is not ready, which holds the DMA engine in the current state and a new data transfer is not initiated. Note that if the DMA transfers are to be modulated using the dma_ready_n pin, with the DMA enable bit in the configuration register disabled, burst transfers should be word (4 bytes) sized. [Figure 13.6](#page-253-1) illustrates the fields of the Configuration register and [Table 13.10](#page-253-0) provides the description and initial value of those fields.

The DMA status registers are readable during active channel operation whenever the New Feature mode is turned on.

Figure 13.6 Configuration Register Fields

Table 13.10 Configuration Register Field Descriptions (Part 1 of 3)

DMA Controllers Configuration Register

Notes

www.DataSheet4U.com

DMA Controllers **Base Descriptor Address Register**

Table 13.10 Configuration Register Field Descriptions (Part 3 of 3)

Base Descriptor Address Register

This 32-bit register is used in conjunction with bit 31 of the Configuration Register, to initiate a DMA transfer. However, before a DMA transaction can begin, the Base Descriptor Address register must be set to point to the physical address of the first descriptor in a chain of descriptors in memory. The base address does not change after the transfer has started. When the DMA channel is active, this register reads as 0.

Fields of the Base Descriptor Address register are shown in [Figure 13.7](#page-255-0). Fields of this register are described in [Table 13.11](#page-256-0).

Table 13.11 Base Descriptor Address Field Description

DMA Example

```
/*
```
 Use DMA Channel 0 to read/write 3 words, 1 word at a time to/from SRAM Memory buffer A, to/from SRAM Memory buffer B, and from buffer B to SRAM Memory buffer C.

```
*/
```

```
/* algorithm:
   1. SETUP DMA COMMAND REGISTERS
   2. INITIALIZE DESCRIPTORS
   2.1. INITIALIZE DESCRIPTORS
   2.2. INITIALIZE DUMMY DESCRIPTOR
   3. SETUP INTERRUPT CONTROLLER
   4. ENABLE DMA 
   5. WAIT FOR DMA DONE INTERRUPT
*/
  /* 1. SETUP DMA COMMAND REGISTERS */
     $display($stime,": CPU 32bit 1wd write to DMA Config Reg");
     // address data be
     cpu_wr_1wd('h1800_1400, `DWIDTH'h0000_0000, `BWIDTH'h0);
     $display($stime,": CPU 32bit 1wd write to DMA Base Desc Reg");
     // address data be
     cpu_wr_1wd('h1800_1404, `DWIDTH'h1fc0_0200, `BWIDTH'h0);
  /* 2.1. INITIALIZE DESCRIPTOR 0 */
     $display($stime,": CPU 32bit 1wd write to Mem0: Desc.0.0 (Status)");
     // address data be
     // DMAOwn bit31 needs to be set to DMA, no DMADnInt bit27
     // Read/Write 1 wd at a time for 3 wds
     cpu_wr_1wd('h1fc0_0200, `DWIDTH'h8000_000c, `BWIDTH'h0);
     $display($stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.1 (Source)");
     // address data be
     cpu_wr_1wd('h1fc0_0204, `DWIDTH'h1fc0_0100, `BWIDTH'h0);
     $display($stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.2 (Dest)");
     // address data be
     cpu_wr_1wd('h1fc0_0208, `DWIDTH'h1fc0_0600, `BWIDTH'h0);
     $display($stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.3 (Next)");
```


Notes $\left\{\n\begin{array}{ccc}\n\text{Sdisplay}(\text{fstime}, \text{``CPU 32bit 1wd write to INT Mask Reg'');\n\end{array}\n\right.\n\left\{\n\begin{array}{ccc}\n\text{GUT Mask Reg''}, \text{address data} & \text{be}\n\end{array}\n\right.$

address

cpu_wr_1wd('h1800_0574, `DWIDTH'h0000_0001, `BWIDTH'h0);

/* 4. ENABLE DMA */

\$display(\$stime,": CPU 32bit 1wd write to DMA Config Reg");

// address data be

// 1 wd at a time

cpu_wr_1wd('h1800_1400, `DWIDTH'h8200_0000, `BWIDTH'h0);

Current Address Register

This 32-bit register is managed by the DMA and contains the physical address of the descriptor in memory associated with the current transaction. When the DMA channel is active, this register reads as 0.

Current Descriptor Address

Figure 13.8 Next Descriptor Address Field

 31 0

Table 13.12 Current Descriptor Address Field Description

Source Address Register

 This 32-bit register contains the physical address of the memory location from which the next data is to be read. [Figure 13.9](#page-258-1) and [Table 13.13](#page-258-0) describe and illustrate the fields of this register. This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.

Table 13.13 Source Address Register Field Description

Destination Address Register

This 32-bit register contains the physical address of the memory location where data is to be written. Fields of the Destination register are illustrated and described in [Figure 13.10](#page-259-0) and [Table 13.14.](#page-259-1) This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.

DMA Controllers Next Descriptor Address Register

Destination Address

Figure 13.10 Destination Address Fields

 31 0

Table 13.14 Destination Address Field Description

Next Descriptor Address Register

This 32-bit register contains the physical address of the descriptor in memory that is next in line to be operated on. This register is illustrated and described in [Figure 13.11](#page-259-2) and [Table 13.15.](#page-259-3) When the DMA channel is active, this register reads as 0.

Figure 13.11 Next Descriptor Address Field

Table 13.15 Next Descriptor Address Field Description

Status Register

Each descriptor of 4 words contains a status register that is subdivided into 11 fields, which are illustrated in [Figure 13.12](#page-259-4) and described in [Table 13.16.](#page-259-5) This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.

Figure 13.12 Status Register Fields

Table 13.16 Status Register (Part 1 of 3)

DMA Controllers Status Register

Notes

Table 13.16 Status Register (Part 2 of 3)

DMA Controllers Timing Diagrams **The Controllers** Timing Diagrams **Timing Diagrams**

Notes

Bits	Field Name	Description				Initial Value
24:23	InDeDst	Increment/Decrement Destination Memory			00	
			Value	Description		
			$\overline{11}$	Reserved		
			10	Constant		
			01	Decrement		
			$00\,$	Increment		
22	SrcEnd	Source Endianness This field specifies endianness of the source/data/part/device. PCI DMA has endianness controlled via the PCI Bridge and will always swap PCI from Little-endian to Big-endian.				$\mathbf{0}$
			Value	Description		
			1	Big Endian		
			0	Little Endian		
21	DstEnd	Destination Endianness This field specifies endianness of the destination part/device. PCI DMA has endianness controlled via the PCI Bridge.				0
			Value	Description		
			1	Big Endian		
			0	Little Endian		
20:16	Reserved					0
15:0	BlockSize	Block Size This field specifies the number of bytes to be transferred in the current transaction descriptor. This field is internally updated after each DMA write transfer. However, the field can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this field reads as 0. The value '0' is reserved and should not ordinarily be written to this field/descriptor if the descriptor is intended for an actual transfer. The value '0' will transfer 4 bytes rather than a zero length transfer of 0 bytes.				0

Table 13.16 Status Register (Part 3 of 3)

Timing Diagrams

[Figure 13.13](#page-262-0) illustrates an entire DMA transaction transferring 2 words of memory to another memory location. The transaction begins with a bus request/grant assertion. Then a 4-word burst read of the 1st descriptor is fetched. The bus request/grant is de-asserted. At this time, another DMA channel or the Controller could take over the system. Note that the Bus Turnaround after the descriptor fetch is hardcoded to 1.0 clock.

Another bus request/grant assertion occurs. Then the DMA source read occurs, in this case 1 word. After the DMA read, Bus Turnaround idle cycles occur. Then the DMA destination write occurs, in this case 1 word. Another bus request/grant de-assertion occurs. At this time, another DMA channel or the Controller could take over the system bus. In cases were the length of the transaction and the burst size allow, a burst read and burst write may occur at this step.

Another bus request/grant assertion occurs. The DMA read/write pair repeats.

Another bus request/grant assertion occurs. Even if the current descriptor is the last valid descriptor, one more "dummy" descriptor burst read fetch occurs in order to support descriptor memory buffer underflow algorithms. Another bus request/grant e-assertion occurs. At this time, another DMA channel or the Controller could take over the system bus.

Expansion Interrupt Controller

Notes

Introduction

The RC32334 Expansion Interrupt Controller provides the logic for software to process the overall system interrupts generated by the RC32334, and it adds to the circuitry and control already provided by the RC32300's CPU Core Coprocessor 0 (CP0) registers. The RC32334 Expansion Interrupt Controller registers each system interrupt and provides the pending status, which can be used to automatically generate a hardware interrupt to the CPU core via the individual mask bits for each interrupt. These mask bits enable software to allow/disallow each individual interrupt and to propagate or not propagate to the overall interrupt.

 The pending interrupt status can also be optionally set or cleared by a direct software write. Also, for software convenience, a masked write to the Interrupt Clear register allows a per bit clearing of pending interrupts. In addition to the CPU interrupt generation, a dedicated register for PCI interrupt generation is provided. The same software interface is provided so that interrupts are steered to generate a hardware interrupt on the pci inta n (pci_gnt_n[2]) pin, when PCI is in the satellite mode.

Features

.

- ◆ *Combines all interrupts into a single CPU interrupt*
- ◆ *Combines all CPU- to- PCI mailbox interrupts into a single PCI interrupt*
- ◆ *Pending Register Bit for each interrupt*
- ◆ *Mask Register Bit for each interrupt*
- ◆ *Software Clear Register for clear per bit writes*

Block Diagram

The Expansion Interrupt Controller diagram is shown in [Figure 14.1](#page-264-0) and the Group/Bit-Slice diagram is shown in [Figure 14.2](#page-265-0)

Figure 14.2 Expansion Interrupt Block Diagram Group/Bit-Slice

Operational Overview

 The Expansion Interrupt Controller extends the RC32300's CPU Core CP0 interrupt control by collating the RC32334 generated interrupts into a single CPU interrupt. When a general purpose interrupt is received, the Interrupt Service Routine (ISR) first saves CPU registers, checks its Cause Register and then checks its Pending Interrupt Register. If the pending interrupt is from the on-chip peripheral modules, then the ISR checks the Expansion Interrupt Controller Pending Interrupt Register. After treating/noting the interrupt condition, the ISR resets the pending interrupt by writing to the corresponding bit in the Expansion Interrupt Clear Register. The ISR can then exit by restoring the CPU registers and executing an RFE instruction.

Interrupts can be independently masked by the Expansion Interrupt Mask Register. When an ISR is first called, the general RC32334 CPU CP0 Global Interrupt Enable bit is disabled. The ISR can then implement priority interrupts by first changing the RC32334 Expansion Interrupt Mask bits accordingly and re-enabling the RC32334 CPU CP0 Global Interrupt Enable bit.

Device specific interrupt conditions are discussed in the chapter appropriate for the device. For more information on bus errors and their causes, see [Chapter 8](#page-128-0), [RC32334 Internal Bus](#page-128-1); for PCI, see [Chapter 12,](#page-206-0) [PCI Interface Controller;](#page-206-1) DMA interrupts are discussed in [Chapter 13,](#page-240-0) [DMA Controllers](#page-240-1); I/O causes and handling options in [Chapter 15,](#page-278-0) [Programmable I/O \(PIO\) Controller](#page-278-1); Timer conditions and causes in [Chapter 16,](#page-290-0) [Timer Controller](#page-290-1); UART conditions are defined in [Chapter 17](#page-296-0), [UART Controller;](#page-296-1) SPI conditions are defined in [Chapter 18,](#page-308-0) [Serial Peripheral Interface.](#page-308-1)

Signal Definitions

[Table 14.1](#page-266-0) defines the signals and pins used by the interrupt controller to service and clear both RC32334 and externally generated interrupts. The internal cpu_int_n[3] signal is used by the majority of the Expansion Interrupt Pending registers and when the PCI bus writes a "1" to one of the four low order bits in the PCI_to_CPU mailbox pending register in Group 12. The pci_gnt_n[2] is mode dependent and is used as either a bus grant signal to an external device or a CPU to PCI interrupt output pin. For more information on the PCI interface controller, refer to [Chapter 12](#page-206-0), [PCI Interface Controller](#page-206-1).

Table 14.1 Interrupt Signal Pins and Definitions

Registers and Address Mapping

As shown in [Table 14.2,](#page-266-1) each group's interrupt conditions are managed through three registers. These register functions are the same from group to group; however, the functions performed by the specific interrupt are type-specific. Group '0' (refer to [Table 14.20](#page-270-0)) is a special set used as a starting point to determine which group to service. Each interrupt indicated in group '0' is also included in groups 1 through 14. The address mapping for groups 1 through 14 is provided in Tables [14.3](#page-266-2) through [14.16](#page-268-0).

The functional descriptions of the Interrupt Pending, Interrupt Mask, and Interrupt Clear registers are shown in [Table 14.17,](#page-269-0) [Table 14.18,](#page-269-1) and [Table 14.19](#page-269-2), respectively. The fields of each register are illustrated in Figures [14.3](#page-269-3) through [14.5.](#page-269-4)

Table 14.2 Expansion Interrupt Register Group 0 Address Map

Table 14.3 Bus Error Register Group 1 Address Map

Table 14.4 PIO Low Register Group 2 Address Map

Expansion Interrupt Controller **Registers and Address Mapping**

Notes

Table 14.5 PIO High Register Group 3 Address Map

Table 14.6 Timer Rollover Interrupt Register Group 4 Address Map

Table 14.7 UART 0 Interrupt Register Group 5 Address Map

Table 14.8 UART 1 Interrupt Register Group 6 Address Map

Table 14.9 DMA Channel 0 Register Group 7 Address Map

Table 14.10 DMA Channel 1 Register Group 8 Address Map

www.DataSheet4U.com

Table 14.11 DMA Channel 2 Register Group 9 Address Map

Table 14.12 DMA Channel 3 Register Group 10 Address Map

Table 14.13 PCI Controller Interrupt Register Group 11 Address Map

Table 14.14 External Interrupt Register Group 12 Address Map

Table 14.15 PCI to CPU Interrupt Register Group 13 Address Map

Table 14.16 SPI Interrupt Register Group 14 Address Map

Notes | Interrupt Pending Register

Note that a write to any of the Pending Registers, with a Bit Field set, will set that particular Pending bit until cleared by an appropriate write to the Interrupt Clear Register. This allows software debug to test an Interrupt Service Routine (ISR), without generating the actual interrupt condition which often depends on an infrequent external condition.

Figure 14.3 Interrupt Pending Register Fields

Table 14.17 Interrupt Pending Field Description

Interrupt Mask Register

Note that by default, RC32300 CPU core Interrupt Mask bits are set to allow interrupts but are disabled by the global enable bit being disabled by default. In contrast, RC32334 Interrupt Masks are un-set to disallow interrupts by default, in addition to having the RC32300 CPU core global enable bit disabled.

 31

Interrupt Mask

Figure 14.4 Interrupt Mask Register

Interrupt Clear Register

The Interrupt Clear Register is a write only register that clears the pending interrupt bit. A masked write to the Interrupt Clear register allows a per bit clearing of all pending interrupts.

Figure 14.5 Interrupt Clear Register Field

Notes | Register Group Settings

Register Group 0 Settings

Group '0' is a special set of registers used as a starting point to determine which group to service. Each interrupt indicated in group '0' is also included in groups 1 through 14.

Table 14.20 Group 0 Register Settings

Register Group 1 Settings

Table 14.21 Group 1 (Bus Error) Register Settings

Register Group 2 Settings

Note: Only PIO pins 10:0 have a direct active low interrupt connection.

Table 14.22 Group 2 (PIO Low) Register Settings

www.DataSheet4U.com

Expansion Interrupt Controller **Register Group Settings Register Group Settings**

Notes Register Group 3 Settings

Note: Only PIO pins 6:0 have a direct active high interrupt connection.

www.DataSheet4U.com

Table 14.23 Group 3 (PIO High) Register Settings

Register Group 4 Settings

Table 14.24 Group 4 (Timer Rollover Interrupt) Register Settings

Register Group 5 Settings

Table 14.25 Group 5 (UART 0 Interrupt) Register Settings

Register Group 6 Settings

Table 14.26 Group 6 (UART 1 Interrupt) Register Settings

Expansion Interrupt Controller **Register Group Settings Register Group Settings**

Notes **Register Group 7 Settings**

Table 14.27 Group 7 (DMA Memory2I/O Interrupt 0) Register Settings

Register Group 8 Settings

www.DataSheet4U.com

Table 14.28 Group 8 (DMA Memory2IO Interrupt 1) Register Settings

Register Group 9 Settings

Table 14.29 Group 9 (DMA PCI Master Interrupt 0) Register Settings

Register Group 10 Settings

Table 14.30 Group 10 (DMA PCI Master Interrupt 1) Register Settings

Register Group 11 Settings

Group 11 pending interrupts indicate a PCI controller error condition as detailed in [Table 12.10](#page-218-0) in the [PCI Controller Interrupt Pending Register 11](#page-218-1) section of [Chapter 12,](#page-206-0) [PCI Interface Controller.](#page-206-1)

Table 14.31 Group 11 (PCI Controller) Register Settings

Register Group 12 Settings

When PCI is in the Satellite Mode, Pending Interrupts in Register 12 affect the PCI Interrupt pin. This register does not affect the internal cpu_int_n[3] signal directly. The output always goes to bit 12 of the Interrupt0 Register, which then may be masked/unmasked to cause the internal cpu_int_n[3] signal to assert.

Note: The pci_interrupt_n (pci_gnt_n[2]) signal is internally synchronized with the pci_clk signal twice. And as such the output propagation is relative to the rising edge of pci_clk instead of cpu_masterclk.

1. Not in RC32332.

Table 14.32 Group 12 Register Settings

Register Group 13 Settings

Group 13 pending interrupts indicate a PCI controller PCI initiated interrupt to the RC32334 CPU, as detailed in [Chapter 12](#page-206-0), [Table 12.12](#page-219-0).

Table 14.33 Group 13 Register Settings

Register Group 14 Settings

Table 14.34 Group 14 Register Settings

Timing Diagrams

For the timing of various transactions asserting/de-asserting internal cpu_int_n[3], see Figures [14.6](#page-274-0) through [14.9.](#page-275-0) The timing behaviors of transactions asserting/de-asserting PCI are shown in Figures [14.10](#page-275-1) and [14.11.](#page-275-2) The timing requirements for cpu_int_n[5,4,2,1,0] and cpu_nmi_n are shown in [Figure 14.12](#page-275-3).

Figure 14.6 PIO Input Asserting Internal cpu_int_n[3]

www.DataSheet4U.com

Figure 14.12 CPU Interrupts

www.DataSheet4U.com

79RC32334/332 User Reference Manual 14 - 12
WWW.DataSheet4L.com

cpu_int_n[5,4,2,1,0], cpu_nmi_n

Notes | RC32334 Interrupt Flow

1. Initialize Interrupts

- 1. Disable CPU CP0 Status Register Global Interrupt Enable Bit.
- 2. Enable CPU CP0 Status Register Interrupt Mask Bit 3. (Optionally disable the other seven CPU interrupts.)
- 3. Enable the appropriate RC32334 Expansion Interrupt Mask Register Bit. (Optionally disable the other interrupt mask bits.)
- 4. Clear the appropriate RC32334 Expansion Interrupt Clear Register Bit (for all unmasked interrupt bits).
- 5. Enable CPU CP0 Status Register Global Interrupt Enable Bit.

2. Wait for Interrupt

- 1. Hardware Interrupt generated by pulsing the appropriate signal/pin low for at least 1.0 clock, either internally or externally; or by Software writing to the appropriate Pending Interrupt Register Bit.
- 2. The RC32334 Expansion Interrupt hardware will set the appropriate Expansion Interrupt Pending Bit. The Pending Bit will remain set until Software clears it.
- 3. If the appropriate Expansion Interrupt Mask Bit is not set, then no further hardware action occurs, otherwise an internal interrupt is sent to Expansion Interrupt Register set 0 and to the RC32334 cpu_int_n pin.
- 4. The internal cpu_int_n signal asserts and on a clock by clock basis asserts the internal CPU interrupt port causing it to assert the CPU CP0 Cause Register Interrupt Pending Bit 3. The cpu_int_n pin remains asserted until Software clears the appropriate Expansion Interrupt Pending Bit (or disables the appropriate Expansion Interrupt Mask bit).
- 5. If the CPU CP0 Status Register Interrupt Mask Bit 3 is enabled, then CPU takes exception and jumps to Exception Vector. CPU CP0 Status Register Global Interrupt Enable Bit is automatically disabled.

3. Software Interrupt Service Routine (ISR)

- 1. If Software ISR read of CPU CP0 Cause Register Interrupt Pending Bit 3 is set, then continue with ISR.
- 2. If Software ISR read of the appropriate RC32334 Expansion Interrupt Pending Register Bit is
- 3. set, then continue with ISR.
- 4. Clear the appropriate interrupt source (device dependent, for instance read UART data), causing the interrupt source to become de-asserted.
- 5. Clear the appropriate RC32334 Expansion Interrupt Clear Register Bit. If no other non-masked interrupts exist, this will cause the RC32334 pin to de-assert.
- 6. Either check for more interrupts or return from exception (ERET instruction automatically re-enables CPU CP0 Status Register Global Interrupt Enable Bit).

Optional Algorithm for Priority Interrupts

The first Expansion Interrupt Register set 0 combines the interrupt output from each of the other Expansion Interrupt Register sets. If Expansion Register set 0 is used, then the Software ISR can more quickly find the cause of an expansion interrupt by then jumping directly to the Expansion Interrupt Pending Register that has a Register set 0 Interrupt Pending bit pending. In this case, after receiving the interrupt, do the following:

- 1. Service all the interrupts associated with the Expansion Interrupt Set and clear the original causes.
- 2. Clear the Interrupt Pending bits using the Expansion Interrupt set's Interrupt Clear Register.
- 3. Clear the appropriate Expansion Interrupt Register set 0 entry using Interrupt Clear Register 0.

Optional Algorithm for Non-Prioritized Interrupts

The first Expansion Interrupt Register 0 set can be ignored (masked out) in which case the Software ISR simply checks each Expansion Interrupt Pending Register in a linear search.

www.DataSheet4U.com

Programmable I/O (PIO) Controller

Notes

Introduction

The RC32334 provides software programmable I/O (PIO) pins, so that unused pins can be used as general purpose discrete I/O pins. As such, if a pin's function—for example, Timer Output—is not required, then that pin can be programmed for use as a general purpose PIO pin.

Once programmed to a general purpose function, pins can then be software programmed as inputs or outputs. When set in the output mode, the pin's value becomes software programmable. When set to the input mode, the pins are software readable. This chapter provides the signal descriptions, register mapping, and programming information needed to use this software programmable feature.

Features

- ◆ *16¹ peripheral pins, reusable as PIO pins*
- ◆ *Bidirectional pins*
	- *– Output pins can be programmed hi/low, in parallel – Input pins can be read in parallel.*
-

Overview

The RC32334's PIO pins are programmable in both the input and output directions. When programming to the input mode, data from the input pin are read by the RC32300 CPU core as required. In the output mode, data can also control the output level of the pin at any time. The default state of most pins is input.

PIO pins are multiplexed between peripheral and general purpose use, as shown in the signal definition tables that follow. As such, PIO pins on unused peripherals can be reused on a system basis for the following general purpose uses:

- ◆ *as a parallel port*
- as an interrupt input/output from or to another device
- ◆ *as status input/output from or to another device.*

Switching between the four possible modes is accomplished through the following general algorithm:

- 1. Optional reset initialization by use of external pull-ups/pull-downs.
- 2. Write the PIO Direction Register bits to be in the input mode.
- 3. Write the PIO Function Register bits to the desired mode.
- 4. Write the PIO Direction Register bits to the desired mode.
- 5. The PIO Data register is ready for reading and writing and the internal peripherals are ready.

^{1.} The RC32332 includes 12 PIO pins.

Programmable I/O (PIO) Controller Block Diagram

Notes Block Diagram

[Figure 15.1](#page-279-0) shows the PIO block diagram and [Figure 15.2](#page-279-1) shows the PIO bit-slice block diagram.

Figure 15.2 PIO Block Diagram Bit-Slice

www.DataSheet4U.com

Performing Initialization Programming

Peripheral Function Input mode: At reset, the Input mode is the default state for most of the pins; therefore, no additional programming is necessary and the PIO pins are ready for use by the internal peripheral. However, in the case where the default is set to the Output mode, perform the following steps:

- 1. Write the PIO Direction register bits to be in the Input mode.
- 2. The PIO Function bits are already in the Function mode.
- 3. The PIO pins are ready for use by the internal peripheral.

Peripheral Function Output mode: At reset, some pins may be defaulted to the output mode and are ready for use by the internal peripheral. However, in the case where the default has been set to the Input mode, perform the following steps:

- 1. Optional reset initialization by use of external pull-ups/pull-downs.
- 2. Write the PIO Direction Register bits to be in the Output mode.
- 3. The PIO Function Register bits are already in the Function mode.
- 4. The PIO pins are ready for use by the internal peripheral.

General Purpose Input mode: Program the unused pins for use in the general purpose Input mode function using the following steps:

- 1. Write the PIO Function Register bits to the General Purpose mode, so that unused internal peripheral ports will be internally driven to their de-asserted value.
- 2. If the pin is an output by default, write the PIO Direction Register bits to be in the Input mode.
- 3. The PIO Data Register is ready for reading.

General Purpose Output mode: Program unused pins for use in the general purpose output mode function using the following steps:

- 1. Initialize optional reset by use of external pull-ups/pull-downs.
- 2. Write the PIO Function Register bits to be in the General Purpose mode.
- 3. Write the PIO Direction Register bits to be in the Output mode.
- 4. The PIO Data Register is ready for writing.

Note 1: Pins that are not in the general purpose output mode automatically mask their respective Data Register bits from being written.

Note 2: When switching from the input mode to the output mode, the output will initially drive the value registered by the Data Register, 1 clock previous to the input to output transition.

Signal Definitions

The signals listed in the tables that follow control the Serial Mode Protocol, UART Interface, Timer and DMA Interface functions. Any active-low signals are noted by an _n. The alternate pin names—including PIO multiplexed pins—and descriptions are also listed next to the main signal name. For a summary of the differences between alternate PIO names in the RC32334 and RC32332, refer to Appendix G, Tables G.2 and G.3.

Table 15.1 Serial Mode Protocol/Alternate Signal Descriptions (Part 1 of 2)

Programmable I/O (PIO) Controller Signal Definitions and Signal Definitions

Notes

www.DataSheet4U.com

Table 15.1 Serial Mode Protocol/Alternate Signal Descriptions (Part 2 of 2)

Table 15.2 UART Interface/Alternate Signal Descriptions

1. Not in the RC32332.

Table 15.3 Timer/Alternate Signal Descriptions

1. Not in the RC32332.

Programmable I/O (PIO) Controller Register Mapping and Definitions

Notes

Table 15.4 DMA Interface/Alternate Signal Descriptions

1. Not in the RC32332.

Table 15.5 PIO Interface/Alternate Signal Descriptions

Register Mapping and Definitions

Programming PIO pins to be used in the Peripheral Function Input/Output or General Purpose Input/ Output modes is handled through initialization and setup of the PIO Data, PIO Direction Control, and PIO Function Control registers. The address mapping for each register is listed in [Table 15.6.](#page-282-0) Each register's description includes the default value.

Table 15.6 PIO Register Address Map

PIO register set 0 adds alternative PIO usage to the SPI, UART data, timer, and DMA pins.

PIO register set 1 adds alternative PIO usage to the modem control of UART0. Added are: uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], uart_rts_n[0] pins via PIO register set 1 (starting at physical address 0x18000610) bits 4:1 respectively. All modem signals default to inputs. Systems may optionally use external pull-ups or pull-downs to initialize pins that are to be used as outputs.

PIO register set 1 also adds PCI EEPROM writeability to the PCI EEPROM by allowing pci_eeprom_cs to be controlled from a software bit-blasting driver. The pci_eeprom_cs signal defaults to an output.

PIO Data Register 0

Bits in this register clock data from the pins, if set in the input direction or the special function mode. Bits can only be written if that bit is in both the output direction and general purpose mode. [Figure 15.3](#page-283-1) illustrates the fields of PIO Data Register 0, and Tables [15.7](#page-283-2) and [15.8](#page-283-3) describe the fields.

Programmable I/O (PIO) Controller **Register Mapping and Definitions** Register Mapping and Definitions

Notes

Figure 15.3 PIO Data Register 0 Fields

Note: timer_tc_n[0], uart_rx[1], and uart_tx[1], shown in [Figure 15.3](#page-283-1), are not in the RC32332.

Table 15.7 PIO Data Register 0 Field Description

 $1.$ Not in the RC32332.

Table 15.8 PIO Data Register 0 High/Low Descriptions

PIO Data Register 1

Bits in this register clock data from the pins, if set in the input direction or the special function mode. Bits can only be written if that bit is in both the output direction and general purpose mode. [Figure 15.4](#page-283-4) illustrates the fields of PIO Data Register 1, and Tables [15.9](#page-284-1) and [15.10](#page-284-2) describe the fields.

www.DataSheet4U.com

Programmable I/O (PIO) Controller **Register Mapping and Definitions**

Note: uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], and uart_rts_n[0], shown in [Figure 15.4,](#page-283-4) are not in the RC32332.

Table 15.9 PIO Data Register 1 Field Description

1. Not in the RC32332.

Table 15.10 PIO Data Register 1 High/Low Descriptions

PIO Direction Register 0

This 32-bit register programs the Input/Output modes for both the general purpose and special function modes. When programmed to the input mode, data from the input pin can be read by the RC32300 CPU core as required. When in the output mode, data can also control the output level of the pin at any time. [Figure 15.5](#page-284-3) illustrates the fields of PIO Direction Register 0, and Tables [15.11](#page-284-4) and [15.12](#page-285-0) describe the fields.

Figure 15.5 PIO Direction Register 0 Fields

Note: timer_tc-n[0], uart_rx[1], and uart_tx[1], shown in [Figure 15.5](#page-284-3), are not in the RC32332.

Table 15.11 PIO Function Direction Register 0 Field Description (Part 1 of 2)

Programmable I/O (PIO) Controller **Register Mapping and Definitions** Register Mapping and Definitions

Notes

 $1.$ Not in the RC32332. **Table 15.11 PIO Function Direction Register 0 Field Description (Part 2 of 2)**

Table 15.12 PIO Direction Register 0 Input/Output Descriptions

PIO Direction Register 1

This 32-bit register programs the Input/Output modes for both the general purpose and special function modes. When programmed to the input mode, data from the input pin can be read by the RC32300 CPU core as required. When in the output mode, data can also control the output level of the pin at any time. [Figure 15.6](#page-285-1) illustrates the fields of PIO Direction Register 1, and Tables [15.13](#page-286-0) and [15.14](#page-286-1) describe the fields.

Figure 15.6 PIO Direction Register 1 Fields

Note: uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], and uart_rts_n[0], shown in [Figure 15.6,](#page-285-1) are not in the RC32332.

Table 15.13 PIO Direction Register 1 Field Description

 $1.$ Not in the RC32332.

Table 15.14 PIO Direction Register 1 Input/Output Description

PIO Function Select Register 0

When in the input direction, the pin goes to the general purpose data bit regardless of the value in the Function Select Field; however, if the Function Select Field is selected, the pin also goes to the internal module. If the Function Select Field is not selected, then the internal module input is held de-asserted high. When in the output direction, the pin is generated from either the internal module or the data register, depending upon the value of the PIO Function Select Bit Field. [Figure 15.7](#page-286-2) illustrates the fields of PIO Function Select Register 0, and Tables [15.15](#page-286-3) and [15.16](#page-287-0) describe the fields.

Figure 15.7 PIO Function Select Register 0 Fields

Note: timer_tc_n[0], uart_rx[1], and uart_tx[1], shown in [Figure 15.7](#page-286-2), are not in the RC32332.

Table 15.15 PIO Function Select Register 0 Field Description (Part 1 of 2)

Programmable I/O (PIO) Controller **Register Mapping and Definitions**

Notes

 $1.$ Not in the RC32332. **Table 15.15 PIO Function Select Register 0 Field Description (Part 2 of 2)**

Table 15.16 PIO Special Function/General Purpose Select Register 0 Description

PIO Function Select Register 1

When in the input direction, the pin goes to the general purpose data bit regardless of the value in the Function Select Field; however, if the Function Select Field is selected, the pin also goes to the internal module. If the Function Select Field is not selected, then the internal module input is held de-asserted high. When in the output direction, the pin is generated from either the internal module or the data register, depending upon the value of the PIO Function Select Bit Field. [Figure 15.7](#page-286-2) illustrates the fields of the PIO Function Select Register 1, and Tables [15.17](#page-288-0) and [15.18](#page-288-1) describe the fields.

Figure 15.8 PIO Function Select Register 1 Fields

Note: uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], and uart_rts_n[0], shown in [Figure 15.8,](#page-287-2) are not in the RC32332.

1. Not in the RC32332. **Table 15.17 PIO Function Select Register 1 Field Description**

New Feature Register

New Feature Register 0

When the New Feature field is selected, the entire group of pins associated with PIO Register Set 0 becomes synchronized with double register sampling using the system clock.

New Feature Register 1

When the New Feature field is selected, the entire group of pins associated with PIO Register Set 1 becomes synchronized with double register sampling using the system clock.

Figure 15.9 PIO New Feature Register Fields

Table 15.19 PIO New Feature Register Field Description

Programmable I/O (PIO) Controller Timing Diagrams and Timing Diagrams

Notes | Timing Diagrams

In [Figure 15.10](#page-289-0) and [Figure 15.11](#page-289-1), timing for pio[7:6] is shown. Note that the timing for all other PIO signals, pio[15:8] and pio[5:0], is similar when the appropriate PIO Data Register and its bit fields are read or written.

Timer Controller

Notes

Introduction

In addition to the timer on the RC32300 CPU core, the RC32334 has eight on-chip timers: Three general purpose timers and five timers that are optionally dedicated to Watchdog, CPU bus timeout, IP bus timeout, SDRAM refresh, and WarmReset. These eight timers are different and in addition to the timer available on the RC32300 CPU core as part of CP0. These eight system timers count on each system clock beginning from zero, timing out after reaching a programmable compare value and resetting to zero automatically. Uses for these timers include real-time clock, cascaded real-time clock and time-slice clock.

Features

- ◆ *3 general purpose 32-bit timers*
- ◆ *5 8/16-bit peripheral dedicated timers available for general reuse*
- ◆ *Programmable compare/count roll over value*
- ◆ *Selectable count mode versus input gate mode for timer0 and timer1*
- ◆ *Timer 0 internally cascaded to Timer 1.*

Block Diagram

[Figure 16.1](#page-290-0) and [Figure 16.2](#page-291-0) show the Timing block diagram and Individual Timer Core block diagram, respectively.

79RC32334/332 User Reference Manual 16 - 1 December 2008 2009 That a law www.pates.com

Figure 16.2 Diagram of Individual Timer Core

Overview

The general purpose timers, Timer 0 and Timer 1, can be used as a **real-time clock**. To meet real-time clock periods of 1 day or less, the timer 1 (internal signal timer_gate_n[1]) port is internally connected to the timer 0 (internal signal timer_tc_n[0]) port. This cascades the overflow count from Timer 0 into the effective clock for Timer 1, thus allowing a 64-bit count. General purpose Timer 2 can be used as a **Time-Slice clock**. The general purpose timers are organized as:

- ◆ *count register [31:0]*
- ◆ *compare register [31:0]*
- control register[1] gate/timer bit
- control register[0] enable bit

 In addition to the general purpose Timer 0, Timer 1, and Timer 2, there are five separate dedicated timers for Watchdog, CPU bus time-out, IP bus time-out, SDRAM refresh, and WarmReset. WarmReset Timer 7 is used to count out clocks between the de-assertion of ColdReset n and the de-assertion of Reset_n.

The timers are reset to 0×0000 0000 and count up to and equal to the value in their respective compare register. For the 1 clock of compare, tc n is asserted. The output pin for timers 0 and 1 are synchronized (delayed) by one clock. At this point, the Count rolls over back to $0 \times 0000_0000$. Note that Timer 7 is reset during a cold reset but not a warm reset.

Timers 0 and 1 contain an input gate mode, which uses the timer_gate_n pin as a clock enable for the timer ticks. The input is not synchronized (delayed) by the clock and feeds directly into the counter. To use the timer pins, the PIO Direction Register of the PIO Controller must first be programmed (for programming specifics of the PIO Direction Register, see [Chapter 15](#page-278-0)). The default function is the timer_gate_n input pin. Timer pin functions are described in [Table 16.1.](#page-292-0)

Timer 3 can only be used as a general purpose timer if the IP Bus Bridge Bus Error Control Register has the Watchdog Enable bit disabled. Timers 4 and 5 can only be used as general purpose timers if the IP Bus Bridge Bus Error Control Register has the CPU BusError and/or IP BusError Enable bits disabled, respectively.

www.DataSheet4U.com

Notes | Signal Definitions

Table 16.1 Pin Definitions for the Timer/Counter Signals

Register Mapping

The register sets for Timers 0 through 3 are mapped as listed in [Table 16.2](#page-292-1), [Table 16.3](#page-292-2) and [Table 16.4.](#page-292-3) Register sets for the five timers dedicated to peripherals are mapped as listed in [Table 16.5,](#page-292-4) [Table 16.6,](#page-293-0) [Table 16.7](#page-293-1), [Table 16.8](#page-293-2), and [Table 16.9.](#page-293-3)

Table 16.2 Timer Register 0 (General Purpose) Address Map

Table 16.3 Timer Register 1 (General Purpose) Address Map

Table 16.4 Timer Register 2 (General Purpose) Address Map

Table 16.5 Register 3 for Watchdog Address Map

Table 16.6 Register 4 for CPU Bus Time-out Address Map

Table 16.7 Register 5 for IP Bus Time-out Address Map

Table 16.8 Register 6 for DRAM Refresh Address Map

Table 16.9 Register 7 for Warm Reset Address Map

Timer Control Register Description

To meet real-time clock periods of 1 day or less, the internal signal timer_gate_n[1] port is internally connected to the internal signal timer_tc_n[0] port. (**Note**: on the RC32332, the signal timer_tc_n[0] is not present.) This cascades the overflow count from Timer 0 into the effective clock for Timer 1, thus allowing a 64-bit count. **Note**: the five dedicated peripheral timers are hardwired internally to their respective module.

Figure 16.3 Timer Control Register Fields

Table 16.10 Timer Controller Register Field Descriptions

Timer Count Register

Timers are reset to 0x0000_0000 and count up to and equal to the value in their respective compare register. For the 1 clock of compare, Tc_n is asserted. The output pin for timers 0 and 1 are synchronized (delayed) by one clock. The Count then rolls back to 0x0000_0000.

Table 16.11 Count Register Fields Descriptions

Timer Compare Register

Each of RC32334's eight timers count on each system clock, beginning from zero and time out after reaching a programmable compare value, resetting back to zero automatically.

Figure 16.5 Compare Register Fields

Table 16.12 Compare Register Fields Descriptions

Notes | Timing Diagrams

Figure 16.6 Timer Rollover Causing timer_tc_n to Toggle

Figure 16.7 timer_gate_n Input Causing Timer to Count

UART Controller

Notes

Introduction

The two UARTs¹ in the RC32334 are 16550 compatible. The 16550 UART is an enhanced version of the 16450 UART. Functionally similar to the 16450, at power-up, the UARTs can be put into the 16550 mode, which then relieves the CPU core of software overhead. This allows execution of 16450 or 16550 compatible software. Two sets of 16-byte buffers are enabled during the 16550 mode: one set in the receive data path and one set in the transmit data path.

At any time during operation, the CPU core can read the UART status information, which includes the type and condition of the transfer operation as well as any error condition (parity, overrun, framing, or break interrupt). A baud rate generator is included that divides down the system clock by 1 to 65K. The baud rate generator provides the 16X clock for driving the transmitter and receiver logic. UART 0 is a full featured 16550 that supports the following features.

- ◆ *16-bit independent programmable Bit Rate Generator*
- ◆ *Baud rates from DC to 1.5M*
- ◆ *16 byte TX FIFO*
- ◆ *16 byte RX FIFO*
- ◆ *Programmable Data Format*
-
- *– 5, 6, 7, or 8 Data Bit – Odd, Even or No Parity – 1, 1 1/2 or 2 Stop Bits*
-
- ◆ *Modem control signal for channel 0²*
- *– RTS, CTS, DTR, DSR*
- ◆ *Maskable Interrupt Conditions*
- ◆ *Receive data available*
-
- *– Receive line status – Transmit holding register empty – Modem status*
-

UART 1^2 1^2 does not include flow control support, supporting only data transmit and receive pins. It is otherwise software compatible with UART 0. UART 0 registers begin at address location 0x18000800. UART 1 registers begin at address location 0x18000820.

Block Diagram

Notes Overview

The RC32334 provides two independent UARTs, each with a serial data transmit output and a serial data receive input. These UARTs each contain a 16-byte transmit buffer and a 16-byte receive buffer in the 16550 mode, a one-byte Transmit Holding Register and a one-byte Receive Holding Register. Data flow through the buffers only if enabled in the Buffer Control Register.

The user must set up the UART before operation. The transmit and receive parameters are set in the Line Control Register. The baud rate can also be set in the Divisor Latch Most and Divisor Latch Least Registers. The 16550 buffer mode may be enabled, if desired, in the Buffer Control Register, and should be chosen after reset is applied. Note that dynamically altering the buffer mode during a transmit or receive is not supported.

The UART contains a baud rate generator, and both the transmit and receive engines will run at the baud rate determined by the Divisor Latches. The Divisor Latches determine the baud rate by a two-byte divisor that divides down the RC32334 system clock. The divisor, in binary, loads into the Divisor Latch Least and Divisor Latch Most Registers.

A divisor value of one will disable the system clock divider, and the transmit and receive circuits will run at the system frequency. A divisor value of zero is modified to a divisor of 32 decimal (0020 hex) by the baud rate generator. To calculate the baud rate, use the following formula (the constant, 16, is used in the formula because the output frequency of the baud rate generator is 16 times the baud):

◆ *Baud rate = (system frequency) / (divisor * 16)*

- Or, to calculate the divisor to load into the Divisor Latches, use the following formula:
- ◆ *Divisor = system frequency / (baud rate * 16)*

Example of a baud rate calculation: For a system frequency of 66 MHz and a baud rate of 9600 (values shown are decimal), calculate the divisor as follows:

Divisor = 66,000,000 / (9600 * 16) = 429.6875

Round off the ideal divisor to the nearest whole number, 430, and convert 430 to binary.

Load 0000_0001_1010_1110 into the Divisor Latches: 0000_0001 into the Most, and 1010_1110 into the Least. Some divisors and system frequencies will give a more accurate baud rate than others. Examples of other divisor values for typical baud rates are shown in [Table 17.1.](#page-297-0)

To calculate the percent error of the divisor, use the following formula:

Percent error = ((difference of the whole divisor used and the ideal fractional divisor) / ideal fractional divisor) * 100.

Example of percent error calculation: ((430 - 429.6875) / 429.6875)) * 100 = 0.073% error.

Table 17.1 Divisor Value Examples for Typical Baud Rates.

Notes The user can employ two methods of transmitter empty and receive byte ready notification: interrupt driven or polling.

> Also, by using the BCR DMA mode, the transmitter full and receive full conditions are available via the interrupt pending register in the Expansion Interrupt Controller described in [Chapter 14](#page-264-0).

UART Operation

To transmit a byte, the user writes a byte of data to the Transmit Holding Register. The UART controls inserting parity and the stop bit, then serially outputs the byte of data at the selected baud rate. When a byte of received data is ready for reading, the UART will notify the user with an interrupt, if enabled, through the Line Status Register. The byte of data is then read from the Receive Holding Register by the RC32300 CPU core. Receive errors are revealed to the user at the appropriate time (see the Line Status Register).

User Interrupts

In the RC32334 Interrupt Controller, there is one interrupt available to the user, which, unless masked, will activate the RC32334 interrupt pin to the CPU core (see [Figure 17.2](#page-298-0), [Interrupt Flow](#page-298-0)). The Prioritized Interrupt is bit (0) in the IIR, it is inverted then passed to the RC32334 Interrupt Controller. It must be cleared in the UART first, then cleared in the RC32334 Interrupt Controller.

- ◆ *Interrupt 0 Prioritized Interrupt. Activated when one of the conditions in the IER is enabled. This is* bit (0) in the IIR, inverted and sent to the Interrupt Controller. Masking it in the IER will prohibit it *from being active in both the IIR and the Interrupt Controller. Masking it in the Interrupt Controller will still prohibit the interrupt from being active in the Interrupt Controller and downstream to the CPU; however, the IIR must still be cleared.*
- **Interrupt 1** Tx Rdy. Transmit Ready. See BCR DMA mode for full description.

Interrupt 2 - Rx Rdy. Receive Ready. See BCR DMA mode for full description.

Figure 17.2 Interrupt Flow

Signal Definitions

Table 17.2 RC32334 Pin Descriptions (Part 1 of 2)

1. Not in the RC32332. **Table 17.2 RC32334 Pin Descriptions (Part 2 of 2)**

UART 0&1 Registers

These registers enable UART functionality such as interrupt indication, data flow modes, and data receive/transmit formats. Some addresses are used more than once. To accomplish this, some register bits control register selection.

The RC32332 has only one serial port (UART0). All features in this user manual referencing UART1 should be ignored if the designer is planning to use the RC32332. Additionally, for UART0, all of the modem signals that were bonded out to the external pads in the RC32334—Request to Send (RTS), Clear to Send (CTS), Data Terminal Ready (DTR), and Data Set Ready (DSR)—are not accessible on the RC32332 pins. Therefore, the programming of these bits in the modem control registers does not perform any usable function in the RC32332.

UART 0 Registers

Table 17.3 UART0 Register Address Map

UART 1 Registers¹

Table 17.4 UART1 Register Address Map (Part 1 of 2)

1. Not in the RC32332.

Table 17.4 UART1 Register Address Map (Part 2 of 2)

Receive Buffer Register (RBR)

This is a read-only register, accessed when the DLAB bit in the Line Control Register is set to zero. Bit 0 is the LSB and is the first bit serially received.

Figure 17.3 Receive Buffer Register

Transmit Buffer Register (TBR)

This is a write-only register, accessed when the DLAB bit in the Line Control Register is set to zero. Bit 0 is the LSB and is the first bit serially transmitted.

 7

Tx data

Figure 17.4 Transmit Buffer Register

Interrupt Enable Register (IER)

This is a read/write register, accessed when the DLAB bit in the LCR is set to zero. Disabling an interrupt in the IER prevents it from being indicated active in the IIR and from activating the interrupt signal to the Interrupt Controller.

Figure 17.5 Interrupt Enable Register

Table 17.5 Interrupt Enable Register Field Descriptions

Divisor Latch Least Register (DLL)

This read/write register is accessed when the DLAB bit in the Line Control Register is set to one. Writing to the DLL or DLM will immediately change the baud rate. See [Table 17.1](#page-297-0) for additional baud rate information.

Figure 17.6 Divisor Latch Least Register (DLL)

Divisor Latch Most Register (DLM)

This read/write register is accessed when the DLAB bit in the Line Control Register is set to one. Writing to the DLL or DLM will immediately change the baud rate. See [Table 17.1](#page-297-0) for additional baud rate information.

Figure 17.7 Divisor Latch Most Register (DLM)

Interrupt Identity Register (IIR)

This is a read-only register. The UART encodes four levels of priority and indicates the code in the IIR. When the software accesses the IIR, all interrupts are frozen and the highest pending interrupt is indicated in this register. The UART continues to record new interrupts while this access is taking place but does not change the contents of the IIR until the current access is complete.

Figure 17.8 Interrupt Identity Register

www.DataSheet4U.com

Table 17.6 Interrupt Identity Register Fields and Descriptions

UART Controller Signal Definitions

Notes | Buffer Control Register (BCR)

The BCR register is a write-only register that enables and controls the use of the 16-byte receive and 16-byte transmit buffers.

Figure 17.9 Buffer Control Register (BCR) Fields

Note: Changing from FIFO mode to non-FIFO mode does not automatically flush the FIFO. Switching FiFO modes dynamically while sending or receiving data is not supported.

Table 17.7 Buffer Control Register Field Descriptions

Notes | Line Control Register (LCR)

The LCR is a read/write register that controls the format of the data received and transmitted.

Table 17.8 Line Control Register Field Descriptions

Modem Control Register (MCR)

This is a read/write register that controls the MODEM operation. For UART0, the Data Terminal Ready (DTR) and Request to Send (RTS) bits in the modem status register for this UART are muxed with PIO pins of the RC32334 device. For UART1, none of the modem signals in the related modem status register are connected to the external pins and, therefore, do not perform any usable function.¹

^{1.} For UART0 in the RC32332, no modem signals are connected to external pins and therefore do not perform any usable function. Also, UART1 is not present in the RC32332.

Notes Refer to [Chapter 15,](#page-278-0) ["Programmable I/O \(PIO\) Controller](#page-278-1)," to configure these signals to be enabled externally.

Figure 17.11 MODEM Control Register Fields

Table 17.9 MODEM Control Register Field Descriptions

Line Status Register (LSR)

The LSR is a read/write register that provides UART status information to software.

Figure 17.12 Line Status Register Fields

Table 17.10 Line Status Register Field Descriptions (Part 1 of 2)

Table 17.10 Line Status Register Field Descriptions (Part 2 of 2)

Modem Status Register (MSR)

The MSR is a read/write register that controls MODEM operation. For UART0, the Data Set Ready (DSR) and Clear to Send (CTS) bits in the modem status register for this UART are connected to the external pins of the RC32334 device. For UART1, none of the modem signals in the related modem status register are connected to the external pins and, therefore, do not perform any usable function.¹

Figure 17.13 MODEM Status Register Fields

Table 17.11 MODEM Status Register Field Descriptions

^{1.} For UART0 in the RC32332, no modem signals are connected to external pins and therefore do not perform any usable function. Also, UART1 is not present in the RC32332.

Notes | Scratch Register (SCR)

The SCR is a read/write register that can be used as temporary storage by the user and has no affect on the UART operation.

Figure 17.14 Scratch Register Field

Table 17.12 Scratch Register Field Descriptions

Reset Register (RR)

Writing any data value to this register will reset the UART channel.

Figure 17.15 Reset Register Field

Timing Diagram

Timing of the UART inputs and outputs are shown in [Figure 17.16.](#page-307-0) Note that the UART data setup/hold protocol itself implies asynchronous timing. uart_rx[0] and uart_tx[0] are shown in an input and output respectively. The other UART signals, including uart_rx[1:0], uart_tx[1:0], uart_dsr_n[0], uart_cts_n[0], uart_rts_n[0], and uart_dtr_n[0] have similar timing in their input and output modes.

Figure 17.16 UART Timing

Serial Peripheral Interface

Notes

Introduction

The RC32334 supports the Serial Peripheral Interface (SPI) master capability, to provide an interface to low-cost serial peripherals. This interface uses four pins: serial data in (spi miso), serial data out (spi mosi), serial clock (spi sck) and slave chip select (spi ss n), as shown in [Figure 18.1.](#page-308-0) This serial interface includes an 8-bit shift register, a system clock divider, a SCK generator, 4 registers, and a state machine. The SPI interface provides the following features and capabilities:

- ◆ *Full-Duplex Operation*
- ◆ *Master Modes only*
- ◆ *System Clock to SPI Clock divider/prescalar*
- ◆ *Four Programmable Master Mode Frequencies*
- ◆ *Serial Clock with Programmable Polarity and Phase*
- **Write Collision Error Flag**

Figure 18.1 SPI Block Diagram

The master SPI allows fully duplexed, synchronous serial communication between the RC32334 and other peripheral devices, such as an ATMEL SPI or Serial E2PROMs. When an SPI transfer occurs, an 8 bit data is shifted out of spi_mosi, simultaneously as an 8-bit data is shifted into spi_miso.

When a master device transmits data to a slave device via the spi_mosi line, the slave device responds by sending data to the master device via the master's spi_miso line. This implies full duplex transmission, with both data out and data in synchronized with the same clock signal. Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation has been completed.

Notes The SPI is double-buffered on read, but not on write. If a write is performed during data transfer, the transfer occurs uninterrupted, and the write will be unsuccessful. This condition will cause the write collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR is set.

> The spi_sck pin is an output pin that idles high or low, depending on the CPOL bit in the SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the 8 bits of data, and then spi_sck goes idle again.

Signal Descriptions

Table 18.1 SPI Signal Descriptions

The RC32334's SPI module initiates a transmission by writing to the SPI data register (SPDR), which moves the data to a shift register and transmission immediately begins. After eight serial clock cycles, the SPI sets the SPI flag (SPIF) and transmission ends.

Before the SPI begins another transmission, SPIF must be cleared by reading the SPI Status Register and then the SPDR. Interrupts are generated at the end of a transmission, if the SPI Interrupt Enable Bit has been set. [Figure 18.4](#page-312-0) lists and describes the SPI control register fields. Serial clock polarity and phase. The RC32334's SPI controller does not implement the SPI slave mode or SPI multimastering.

Notes Most peripherals require a multibyte command sequence. For multibyte commands, the spi_ss_n pin must be programmed via the general purpose PIO output data mode to remain asserted through the multiple bytes. To accommodate the various serial communication requirements of peripheral devices, software can change the phase and polarity of the SPI serial clock.

> The clock polarity bit (CPOL) and the clock phase bit (CPHA), both in the SPCR, control the timing relationship between the serial clock and the transmitted data. Most typical peripherals use either the (0,0) mode or the (1,1) mode, where (CPOL CPHA) indicate the mode

Figure 18.2 Serial Peripheral Interface (SPI) Clock/Data Timing

SPI Data Setup/Hold and Delay Timing

The SPI protocol specifies its data input and output timing relative to spi_sck transitions. However, in reality, the RC32334 SPI channel accepts input and delivers output data, based on the cpu_masterclk rising edge, immediately after a spi_sck transition. Thus, if the SPI setup and hold time is met relative to spi_sck—since spi_sck is much slower than cpu_masterclk—the setup and hold to the spi_sck enabled cpu_masterclk input latch will also be met. Similarly, if the SPI slave device latches data with spi_sck, since spi_sck is much slower than cpu_masterclk, the setup (and hold) to the slave is also met.

SPI Setup and Register Descriptions

Serial Peripheral Control Register (SPCNTL) 04

Table 18.2 SPI Register Address Map

Serial Peripheral Clock Register (SPCNT)

The SPCNT register is used to program the divide-down clock count prescalar, which then goes to the basic SPI clock divisor controlled by the SPCNTL register SPR field. The SPCNT register is used as a compare value to count the number of system clocks (cpu_masterclks) per 0.5 SPI divide-down/prescalar clock. The default is 0x00.

spi_sck = system clock / [2*(SPCNT+1) * SPR]

Serial Peripheral Interface **SPI Setup and Register Descriptions**

Figure 18.3 SPI Clock Register Field

Table 18.3 SPI Clock Register (SPCNT) Field Description

Serial Peripheral Control Register (SPCNTL)

SPI enables features and interrupts through the Serial Peripheral Control Register, i.e., the slave mode rates, clock phase and polarity, master/slave state, as listed in [Table 18.4.](#page-312-1) Fields of the SPCNTL register are shown in [Figure 18.4](#page-312-0). The default is 0x10.

Figure 18.4 Serial Peripheral Control (SPCNTL) Register Fields

Serial Peripheral Interface SPI Setup and Register Descriptions

Notes

Table 18.4 SPI Control Register Field Descriptions (Part 2 of 2)

Serial Peripheral Status Register (SPSR)

Note that during a transfer, writing to the SPDR register (see [Table 18.6](#page-314-0)) causes a write collision error and sets the WCOL bit of the status register. Clear the WCOL bit by reading the status register (SPSR) with the WCOL bit set, and then reading or writing the SPI data I/O register. The default is 0x80.

Figure 18.5 SPI Status Register (SPSR) Fields

Bits Field **Description** SPIF SPI Transfer Complete Flag The serial peripheral data transfer flag bit is set upon completion of data transfer between the processor and external device. If SPIF goes high, and the SPIE is set, a serial peripheral interrupt is generated. Clearing the SPIF bit is accomplished by reading the SPSR (with SPIF set), followed by an access of the SPDR. Unless SPSR is read (with SPIF set) first, attempts to write to SPDR are inhibited. **Value Description** 0 Ready to transfer 1 Transfer complete. SPDR writes inhibited.

Table 18.5 SPI Status Register (SPSR) Field Descriptions

Serial Peripheral Interface SPI Setup and Register Descriptions

Notes

Table 18.5 SPI Status Register (SPSR) Field Descriptions

Serial Peripheral Data I/O Register (SPDR)

The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte, and this will only occur in the master device. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices.

When the user reads the serial peripheral data I/O register, a buffer is actually being read. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist. In cases of overrun, the byte that causes the overrun is lost.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

Figure 18.6 SPI Data I/O Register

Table 18.6 SPI Data I/O Register (SPDR) Field Description

Serial Peripheral Interface Master Programming Example

Notes | Interface to SPI Serial E2PROMs by ATMEL (AT25128)

Figure 18.7 Illustration of Glueless Connection Between RC32334 Processor and ATMEL SPI Serial E2PROMs

Master Programming Example

The following sequence initializes the SPI to run at 2MHz (for this example, assume the system clock is running at 67 MHz).

- 1. Write SPCNT register with 0x0000_0008. This will divide the internal SPI clock down to 3.7MHz $(67/[(8+1)*2])$.
- 2. Write SPCR register with 0x0000 00f0. SPIE = 1, SPI interrupt enabled. SPE=1, enable SPI for transmission. MSTR=1, this bit is always programmed to 1, since RC32334 SPI only supports master mode. Use (0,0) mode where CPOL=0, clock is low when SPI is not active. CPHA=0, latch data on the first active edge. SPR[1:0]=0, divide internal clock by 2 to generate SPI clock $(3.7 / 2 = 1.85$ MHz).
- 3. Write Interrupt Mask Register 14 (0x1800_05e4) with 0x0000_0001. Enable SPI-generated system interrupt.
- 4. Read SPSR and SPDR to clear SPIF bit.
- 5. Assert spi_ss_n by using the spi_ss_n pin in its general purpose PIO output mode and setting its data low.
- 6. Write SPDR with the value to transmit to start the SPI transmission.
- 7. Wait until the SPI interrupt occurs, the interrupt routine will perform the following step:
- 8. Read SPSR. Make sure there is no error condition.
- 9. Read SPDR. Get the receive value from SPDR, which clears the SPIF bit in the SPSR register.
- 10. Write SPI Interrupt Clear Register (0x1800_05e8) with 0x0000_0001. Clear SPI Interrupt Pending Register.
- 11. If finished with a (multi-) byte command sequence (i.e., a read command/address byte 1/address byte 2/data 4-byte sequence), then de-assert the spi_ss_n pin via the PIO data register.
- 12. Repeat steps 5 11 as needed.

Timing Diagrams

Timing of the SPI Clock-to-Data Output Relationship is shown in [Figure 18.8](#page-316-0), and timing of the relationship of clock-to-data input is shown in [Figure 18.9.](#page-316-1) Note that the SPI data setup/hold protocol itself implies 0.5 spi_sck clock setup/hold relative to the master and slave devices.

Figure 18.9 SPI Clock-to-Data Input Relationship

Clocking, Reset, and Initialization

Notes

Introduction

This chapter provides a description of the clock signals ("clocks") that are used on the RC32334 processor. For a discussion of the basic system clocks and system timing parameters, see [Chapter 8](#page-128-0).

Signal Terminology

In this chapter and throughout the manual, when describing signal transitions, the following terminology is used:

- ◆ *Rising edge indicates a low-to-high (0 to 1) transition.*
- ◆ *Falling edge indicates a high-to-low (1 to 0) transition.*
- ◆ *Clock-to-Q delay is the amount of time it takes for a signal to move from the input of a device (clock) to the output of the device (Q).*

These terms are illustrated in [Figure 19.1](#page-318-0) and [Figure 19.2](#page-318-1).

Basic System Clocks

The RC32334 processor has a single input clock, cpu_masterclk.

Cpu_masterclk

The cpu_masterclk input must meet the maximum rise time (T_{MCRise}), maximum fall time (T_{MCfall}), minimum clock high (T_{MCkHigh}) time, minimum clock low (T_{MCkLow}) time, and input jitter (T_{JitterIn}) parameters for proper phase locked loop (PLL) operation.

Clocking, Reset, and Initialization Phase-Locked Loop (PLL) Operation

Notes The processor bases all internal clocking on the single cpu_masterclk (MClk) input signal. The RC32334 uses cpu masterclk to sample data at the system interface and to clock data into the processor system interface output register.

> The external agent should use cpu_masterclk for the global system clock and for clocking the output registers of an external agent. [Figure 19.3](#page-319-0) shows the input, output and hold time parameters measured at the midpoint of the rising clock edge.

Figure 19.3 System Clocks Data Setup, Output, and Hold Timing

PClock

By multiplying cpu_masterclk 2, 3, or 4 times (programmed during the reset or initialization sequence through the Clock Multiplier configuration mode bits), the processor generates the internal pipeline clock rate, PClock, which is used by all internal registers and latches.

[Figure 19.4](#page-319-1) shows the clocks for a cpu_masterclk-to-PClock multiply by 2.

Figure 19.4 Timing Illustration of cpu_masterclk-to-PClock Multiply by 2

Phase-Locked Loop (PLL) Operation

The processor aligns the pipeline clock, PClock, to the cpu_masterclk by using an internal phase-locked loop (PLL) circuit that generates aligned clocks. By their nature, PLL circuits are only capable of generating aligned clocks for cpu_masterclk frequencies within a limited range.

Clocks generated using PLL circuits contain some inherent inaccuracy, or jitter; a clock aligned with cpu masterclk by the PLL can lead or trail cpu masterclk by as much as the maximum clock jitter specified in the clock parameters table in the data sheet for this device.

PLL Components and Operation

The storage capacitor required for the Phase-Locked Loop circuit is contained in the RC32334. However, it is recommended that the system designer provide a filter network of passive components for the PLL power supply.

The Phase Locked Loop circuit requires several passive components for proper operation, which are connected to Vcc, Vss, VccP, and VssP, as illustrated in [Figure 19.5](#page-320-0).

It is essential to isolate the analog power and ground for the PLL circuit (**VccP**/**VssP**) from the regular power and ground (**Vcc**/**Vss**). Initial evaluations have yielded good results with the following values:

C1 = 1 nF $C2 = 3.3 \mu F$ *C3 = 10 µF*

Because the optimum values for the filter components depend upon the application and the system noise environment, these values should be considered as starting points for further experimentation within your specific application.

PLL Analog Power Filtering

For noisy module environments, a filter circuit of the following form is recommended as shown in [Figure](#page-320-1) [19.6](#page-320-1).

Figure 19.6 PLL Filter Circuit for Noisy Environments

Reset Function

The RC32334 reset uses the cpu_coldreset_n input signal:

◆ *Power-on reset starts when the power supply is turned on and completely re-initializes the internal state machine of the processor without saving any state information. Then, the ModeBit[9:0]are read, and the processor allows its internal phase locked loops to lock, stabilizing the processor internal clock. After the internal clock is stabilized, the reset exception will be taken. The timing of the cold reset signal is illustrated in [Figure 19.7.](#page-321-0)*

Clocking, Reset, and Initialization Reset Function

Notes **Reset and Initialization Interface**

During the reset sequence, the CPU RC32300 core of the RC32334 obtains configuration information using its mode configuration interface. The initialization values for the RC32334 are obtained from ejtag_pcst [2:0], mem_addr [19:17], debug_cpu_i_d_n, debug_cpu_ads_n, debug_cpu_dma_n and debug_cpu_ack_n signals which are ModeBit[9:0] during the power-on reset. The ModeBit[9:0] are latched with the rising edge (negating edge) of the cpu_coldreset_n signal. Timing of the mode configuration interface reset sequence is shown in [Figure 19.7](#page-321-0). Additional system controller configuration information is obtained from mem_addr[22:20] as explained in section Reset of On-chip System Controller Logic later in this chapter.

The boot-mode configuration settings are listed in [Table 19.1.](#page-321-1)

Figure 19.7 Mode Configuration Interface Reset Sequence

Boot-Mode Configuration Settings

Table 19.1 Boot-Mode Configuration Settings (Part 1 of 2)

Clocking, Reset, and Initialization Reset Function

Notes

Table 19.1 Boot-Mode Configuration Settings (Part 2 of 2)

reset_boot_mode Settings

The RC32334 reset-boot mode initialization setting values and mode descriptions are listed in [Table](#page-322-0) [19.2](#page-322-0).

Table 19.2 RC32334 reset_boot_mode Initialization Settings

pci_host_mode Settings

During reset initialization, the RC32334's PCI interface can be set to the Satellite or Host mode settings. When set to the Host mode, the CPU must configure the RC32334's PCI configuration registers, including the read-only registers. If the RC32334's PCI is in the PCI-boot mode Satellite mode, read-only configuration registers are loaded by the serial EEPROM.

Reset of On-chip System Controller Logic

For the on-chip system logic, the reset sequence occurs in conjunction with the RC32300 CPU core reset sequence described above. On power up, cpu_coldreset_n is asserted. When cpu_coldreset_n is deasserted, the RC32300 CPU core reset vector mode bits are latched in. This is followed by the reset vector from the on-chip system peripherals being latched in. After cpu_coldreset_n de-asserts, the cpu_reset_n signal is provided, back to the RC32300 CPU core and remains asserted for 256 clocks.

After cpu reset n de-asserts, the CPU will first issue the reset boot address at physical address 0x1fc0_0000, then initiate a boot memory cycle using mem_cs_n[0] set to 32 wait-states. The RC32334 uses mem_addr[22:17] to read in part of the reset vector. As shown in [Figure 19.8,](#page-323-0) mem_addr[22:17] is tristated during coldreset and continues to be tri-stated until the 2nd clock after cpu_reset_n de-asserts. Typically, the system uses pull-up or pull-down resistors of 5K ohm to select the reset initialization vector when cpu_coldreset_n de-asserts.

Figure 19.8 Reset Vector Initialization Part 1 of 2

The RC32334 usually drives debug_cpu_i_d_n, debug_cpu_ads_n, debug_cpu_dma_n, and debug_cpu_ack_n. During boot time, these four debug signals are used as reset initialization vector bits. Thus, the RC32334 tri-states these four debug signals during the assertion of cpu_coldreset_n, as shown in [Figure 19.9.](#page-323-1) During coldreset, the system can pull-up or pull-down these four debug signals.

Figure 19.9 Reset Vector Initialization Part 2 of 2
DT

Notes

Introduction

As previously described, the RC32334 is a logical integration of both the RC32364 standalone CPU and the RC32134 system controller. Because each of these discrete devices includes a TAP controller, there are 2 TAP controllers on the RC32334, one for the CPU core (referred to as the RC32300 CPU core TAP Controller), described in the next chapter, and one for System Logic controller, described in this chapter.

JTAG Boundary Scan

The System Controller TAP Controller is used to provide conventional standard JTAG Boundary Scan access to the RC32334 pin interface. The RC32300 CPU Core TAP Controller is used to provide access to the EJTAG interface on the CPU Core.

The two TAP Controllers are connected in parallel as shown in [Figure 20.1](#page-324-0) and share the JTAG control pins, except for separate jtag_tms and ejtag_tms pins. Thus at least one of the two TAP Controllers must be in Test-Logic-Reset at any given time, so that the jtag_tdo pin is only actively being driven from no more than one of the TAP Controllers. For example, if neither TAP Controller is in use, they both can be reset by asserting jtag_trst_n, or by asserting both jtag_tms and ejtag_tms high for 5 consecutive jtag_tck clocks. If the RC32300 CPU Core TAP Controller is to be used, then the System Controller TAP Controller must be reset by asserting jtag_tms high for 5 consecutive jtag_tck clocks. If the System Controller TAP Controller is to be used, then the RC32300 CPU Core TAP Controller must be reset by asserting ejtag_tms high for 5 consecutive jtag_tck clocks.

The RC32300 CPU Core TAP Controller is one of the two TAP Controllers on the RC32334. As such, the RC32300 CPU Core TAP Controller is used primarily for EJTAG support, since many EJTAG functions are accessed via the RC32300 CPU Core TAP Controller JTAG port. **Note that the Boundary Scan Register for the internal CPU Core must never be used, as it will access internally connected CPU Core ports/pins.** Instead the System Controller TAP Controller Boundary Scan Register is provided for RC32334 conventional JTAG pin access, control, and boundary scan.

79RC32334/332 User Reference Manual 20 - 1 December 2002 The Communication of the Manual 2002 Test of the Manua

Notes System Logic TAP Controller Overview

The system logic utilizes a 16-state, four-bit TAP controller, a four-bit instruction register, and five dedicated pins to perform a variety of functions. The primary use of the JTAG TAP Controller state machine is to allow the five external JTAG control pins to control and access the RC32334's many external signal pins. The JTAG TAP Controller can also be used for identifying the device part number. The JTAG logic of the RC32334 is depicted in [Figure 20.2.](#page-325-0)

Figure 20.2 Diagram of the JTAG Logic

Signal Definitions

JTAG operations such as Reset, State-transition control and Clock sampling are handled through the signals listed in [Table 20.1.](#page-325-1) A functional overview on the TAP Controller and Boundary Scan registers is provided in the sections following the table.

Table 20.1 JTAG Pin Descriptions

The system logic TAP controller transitions from state to state, according to the value present on jtag_tms, as sampled on the rising edge of jtag_tck. The Test-Logic Reset state can be reached either by asserting jtag_trst_n or by applying a 1 to jtag_tms for five consecutive cycles of jtag_tck. A state diagram for the TAP controller appears in [Figure 20.3](#page-326-0). The value next to state represent the value that must be applied to jtag_tms on the next rising edge of jtag_tck, to transition in the direction of the associated arrow.

Notes

Figure 20.3 State Diagram of RC32334's TAP Controller

Test Data Register (DR)

The Test Data register contains the following:

- ◆ *The Bypass register*
- ◆ *The Boundary Scan registers*
- ◆ *The Device ID register*

 These registers are connected in parallel between a common serial input and a common serial data output, and are described in the following sections. For more detailed descriptions, refer to IEEE Standard Test Access port (IEEE Std. 1149.1-1990).

Boundary Scan Registers

The RC32334 scan chain is 330 bits long and comprises 171 logical elements--where each logical element represents a signal pin. The five JTAG pins do not have scan elements associated with them, nor does the EJTAG ejtag_tms pin. Of the 171 logical elements, 125 are two-bit bidirectional cells, 33 are twobit tri-statable outputs, and 14 are one-bit dedicated inputs.

The RC32332 scan chain is 303 bits long, has 157 elements: 116 bidirectional, 30 outputs, 11 inputs. This boundary scan chain is connected between jtag_tdi and jtag_tdo when the EXTEST or SAMPLE/ PRELOAD instructions are selected. Once EXTEST is selected and the TAP controller passes through the UPDATE-IR state, whatever value is currently held in the boundary scan register's output latches is immediately transferred to the corresponding outputs or output enables.

Therefore, the SAMPLE/PRELOAD instruction must first be used to load suitable values into the boundary scan cells, so that inappropriate values are not driven out onto the system pins. All of the boundary scan cells feature a negative edge latch, which guarantees that clock skew cannot cause incorrect data to be latched into a cell. The input cells are sample-only cells. The simplified logic configuration is shown in [Figure 20.4](#page-327-0).

Notes

www.DataSheet4U.com

Figure 20.4 Diagram of Observe-only Input Cell

The simplified logic configuration of the output cells is shown in [Figure 20.5](#page-327-1).

The output enable cells are also basically output cells. The simplified logic appears in [Figure 20.6](#page-327-2).

JTAG Boundary Scan Instruction Register (IR)

Notes The bidirectional cells are composed of only two boundary scan cells. They contain one output enable cell and one capture cell, which contains only one register. The input to this single register is selected via a mux that is driven selected by the output enable cell and the EXTEST mode. When the output enable cell is driving a high out to the pad (which enables the pad for output) and EXTEST is disabled, the single capture register will be configured to capture from the output signal from the core to the pad.

> However, in the case where the Output Enable is low, signifying a tri-state condition at the pad, then the Capture Register will capture from the input from the pad. The configuration is shown graphically in [Figure](#page-328-0) [20.7](#page-328-0).

Figure 20.7 Diagram of Bidirectional Cell

Instruction Register (IR)

The Instruction register allows an instruction to be shifted serially into the processor at the rising edge of jtag_tck. The instruction is then used to select the test to be performed or the test register to be accessed, or both. The instruction shifted into the register is latched at the completion of the shifting process, when the TAP controller is at the Update-IR state.

The Instruction register contains four shift-register-based cells that can hold instruction data. These mandatory cells are located near the serial outputs and are the least significant bits. The values of the bits are 0 and 1 (1 is the least significant bit). This register is decoded to perform the following functions:

- ◆ *To select test data registers that may operate while the instruction is current. The other test data registers should not interfere with chip operation and selected data registers.*
- To define the serial test data register path used to shift data between jtag_tdi and jtag_tdo during *data register scanning.*

The Instruction Register is comprised of 4 bits to decode instructions as follows in [Table 20.2](#page-328-1).

Table 20.2 Instructions Supported By RC32334's JTAG Boundary Scan (Part 1 of 2)

Notes

Table 20.2 Instructions Supported By RC32334's JTAG Boundary Scan (Part 2 of 2)

Extest

The external test (EXTEST) instruction is used to control the boundary scan register, once it has been initialized using the SAMPLE/PRELOAD instruction. Using EXTEST, the user can then sample inputs from or load values onto the external pins of the RC32334. Once this instruction is selected, the user then uses the SHIFT-DR TAP controller state to shift values into the boundary scan chain. When the TAP controller passes through the UPDATE-DR state, these values will be latched onto the output pins or into the output enables.

Sample/Preload

The sample/preload instruction has a dual use. The primary use of this instruction is for preloading the boundary scan register prior to enabling the EXTEST instruction. Failure to preload will result in unknown random data being driven onto the output pins when EXTEST is selected. The secondary function of SAMPLE/PRELOAD is for sampling the system state at a particular moment. Using the SAMPLE function, the user can halt the device at a certain state and shift out the status of all of the pins and output enables at that time.

Bypass

The BYPASS instruction is used to truncate the boundary scan register to a single bit in length. During system level use of the JTAG, the boundary scan chains of all the devices on the board are connected in series. In order to facilitate rapid testing of a given device, all other devices are put into BYPASS mode.

Notes **Therefore, instead of having to shift 307 times to get a value through the RC32334, the user only needs to** shift one time to get the value from jtag tdi to jtag tdo. When the TAP controller passes through the CAPTURE-DR state, the value in the BYPASS register is updated to be 0.

> If the device being used does not have a DEVICE_ID register, then the BYPASS instruction will automatically be selected into the instruction register whenever the TAP controller is reset. Therefore, the first value that will be shifted out of a device without a DEVICE_ID register is always 0. Devices such as the RC32334 that include a DEVICE_ID register will automatically load the DEVICE_ID instruction when the TAP controller is reset, and they will shift out an initial value of 1. This is done to allow the user to easily distinguish between devices having DEVICE_ID registers and those that do not.

Clamp

This instruction, listed as optional in the IEEE 1149.1 JTAG Specifications, allows the boundary scan chain outputs to be clamped to fixed values. When the clamp instruction is issued, the scan chain will bypass the RC32334 and pass through to devices further down the scan chain.

DeviceID

The DEVICEID instruction is automatically loaded when the TAP controller state machine is reset either by the use of the jtag_trst_n signal or by the application of a '1' on jtag_tms for five or more cycles of jtag_tck as per the IEEE Std 1149.1 specification. The least significant bit of this value must always be 1. Therefore, if a device has a DEVICE_ID register, it will shift out a 1 on the first shift if it is brought directly to the SHIFT-DR TAP controller state after the TAP controller is reset. The board- level tester can then examine this bit and determine if the device contains a DEVICE_ID register (the first bit is a 1), or if the device only contains a BYPASS register (the first bit is 0).

However, even if the device contains a DEVICE_ID register, it must also contain a BYPASS register. The only difference is that the BYPASS register will not be the default register selected during the TAP controller reset. When the DEVICE ID instruction is active and the TAP controller is in the Shift-DR state, the thirtytwo bit value that will be shifted out of the device-ID register is 0×10018067 .

Figure 20.8 System Controller Device ID Instruction Format

Validate

The VALIDATE instruction is automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE Std. 1149.1 specification.

Notes Reserved

Reserved instructions implement various test modes used in the device manufacturing process. The user should not enable these instructions.

Unused¹

The unused instructions are behaviorally equivalent to the BYPASS instruction as per the IEEE Std. 1149.1 specification. However, the user is advised to use the explicit BYPASS instruction as the internal usage of these currently unused instructions could possibly vary in future implementations of the device.

Usage Considerations

As previously stated, there are internal pull-ups on jtag_trst_n, jtag_tms, and jtag_tdi. However, jtag_tck also needs to be driven to a known value. However, it is best to drive a zero on the jtag_tck pin when it is not in use or use an external pull-down resistor. In order to guarantee that the JTAG does not interfere with normal system operation, the TAP controller should be forced into the Test-Logic-Reset controller state by continuously holding jtag_trst_n low and/or jtag_tms high when the chip is in normal operation. If JTAG will not be used, externally pull-down jtag_trst_n low to disable it.

^{1.} Any unused instruction is defaulted to the BYPASS instruction

EJTAG (In-circuit Emulator) Interface

Notes

Introduction

As previously described, the RC32334 is a logical integration of both the RC32364 stand-alone CPU and the RC32134 system controller. Because each of these discrete devices includes a TAP controller, there are 2 TAP controllers on the RC32334, one for the CPU core (referred to as the RC32300 CPU core TAP Controller), described in this chapter, and one for System Logic Controller, described in the previous chapter.

The System Logic Controller TAP Controller is used to provide conventional standard JTAG Boundary Scan access to the RC32334 pin interface. The RC32300 CPU core TAP Controller is used to provide access to the EJTAG interface on the CPU core. The EJTAG version implemented in the RC32334 is 1.5.3.

The two TAP Controllers are connected in parallel as shown in [Figure 21.1](#page-332-0) and share the JTAG control pins, except for separate jtag_tms and ejtag_tms pins. Thus at least one of the two TAP Controllers must be in Test-Logic-Reset at any given time, so that the jtag_tdo pin is only actively being driven from no more than one of the TAP Controllers. Thus for example, if neither TAP Controller is in use, they both can be reset by asserting jtag_trst_n, or by asserting both jtag_tms and ejtag_tms high for 5 consecutive jtag_tck clocks. If the RC32300 CPU core TAP Controller is to be used, then the System Controller TAP Controller must be reset by asserting jtag_tms high for 5 consecutive jtag_tck clocks. If the System Controller TAP Controller is to be used, then the RC32300 CPU core TAP Controller must be reset by asserting ejtag_tms high for 5 consecutive jtag_tck clocks.

Note that the Boundary Scan Register for the internal CPU Core must never be used, as it will access internally connected CPU Core ports/pins. Instead the System Logic Controller TAP Controller Boundary Scan Register is provided for RC32334 conventional JTAG pin access, control, and boundary scan.

EJTAG (In-circuit Emulator) Interface Overview

Notes **Notes** On-chip support for low-cost in-circuit emulation (ICE) equipment is featured on the RC32334. The RC32300 CPU core on the RC32334 implements the standard MIPS Enhanced JTAG (EJTAG) interface, which includes the following key ICE interface capabilities:

- ◆ *Breakpoints*
- ◆ *Debug exception handlers*
- **Execution trace capability**

Overview

The following features are supported by the EJTAG:

- ◆ *Two additional instructions are added to the RC32300 CPU core: Set Software Debug Breakpoints (SDBBP) and Return from Debug Exception (DERET).*
- ◆ *The EJTAG module doesn't support single step execution in hardware. However, it can be accomplished in software.*
- ◆ *Hardware breakpoints can be set at:*
-
- virtual instruction address (with address bit masking)
virtual data address (with address bit masking) and data value (with byte lane masking)
physical processor core address (with lower address bit masking) and physical p
- *data (with data bit masking)*
- Trace Trigger points can be specified instead of hardware breakpoints. The trace trigger is limited *by the max speed of the ejtag_dclk that the EJTAG probe can sustain.*
- Debug breaks can be initiated by the EJTAG Probe via a JTAG pin (jtag_tdi / ejtag_dint_n).
- ◆ *PC Trace information is provided by additional status pins and the processor clock.*

The EJTAG unit on the RC32300 CPU core is used for debugging the state of the CPU core and is unaware of the peripherals around the core (memory controller, DRAM controller, etc.) that are used to create the RC32334. To access the peripherals around the CPU core, the ICE probe must execute standard load and store instructions to interrogate the register contents of these modules.

The block diagram of the EJTAG Unit on the RC32300 CPU is given in [Figure 21.2](#page-334-0), and the simplified block diagram is shown in [Figure 21.3.](#page-334-1)

The following main blocks provide debug functionality:

- ◆ *Instruction Address Match Logic*
- ◆ *Data Address & Data Value Match Logic*
- ◆ *Processor Address Bus & Processor Data Bus Match Logic*
- **PC Trace Logic**
- ◆ *Software Debug Breakpoint (SDBBP) instruction and Debug Exception Return (DERET) instruction*
- ◆ *Debug Registers*

EJTAG (In-circuit Emulator) Interface Block Diagrams

www.DataSheet4U.com

Notes Block Diagrams

Figure 21.3 Simplified EJTAG Block Diagram

Debug Support Unit

This section describes the EJTAG Debug Support unit. It covers the debug instructions added to the RC32300 CPU core instruction set as well as support functions and registers for debugging.

The debug unit is used to access the internal state of the RC32300 CPU Core, through a standard JTAG interface that is compatible with the IEEE Std. 1149.1 specification (refer to Chapter 20 in this manual for additional information). Additional status pins (for Run-time and Real-time data collection) along with

EJTAG (In-circuit Emulator) Interface EJTAG Interface

Notes external third-party hardware and software creates an enhanced JTAG interface - referred to as EJTAG which provides a Real-Time debugging system.

> Information on instructions that have been added to the MIPS ISA instruction set and Real-time debugging register descriptions are also included.

Instruction Address Match Logic

If a match occurs between the processor's virtual Instruction Address and the address value set in the Instruction Address Break register, a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag_pcst[2:0] lines. Address bits can be excluded from comparison by setting mask bits in a Mask register.

Data Address & Data Value Match Logic

If a match occurs between the processor's virtual Data Address and the address value set in the Data Address Break register, then a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag_pcst[2:0] lines. Status bits in the Debug register indicate load or store access. Address bits can be excluded from comparison by setting mask bits in a Mask register.

Processor Address Bus & Processor Data Bus Match Logic

If a match occurs between the Processor's physical Address Bus and the address value set in the Processor Address Bus Break register *and* there is also a match between the processor's accompanying data and the value in the Processor Data Bus Break register, then a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag_pcst[2:0] lines. The lower 24 Address bits can be excluded from comparison by setting mask bits in a Mask register; the Processor Data Bus bits can be excluded from comparison by setting mask bits in a Mask register.

The hardware Match Logic is not the only way to generate a Debug Exception. It can also be accomplished by the SDBBP instruction and by the EJTAG Probe (through JTAG).

The cause of the Debug Exception can be found in status bits of the Debug Register.

EJTAG Interface

The EJTAG interface consists of the standard JTAG signals (i.e. jtag_tck, jtag_tms, jtag_tdi, jtag_tdo, jtag-trst), extended with extra signals that provide real time program counter output. A description of the EJTAG pins is shown in [Table 21.1](#page-335-0).

Table 21.1 EJTAG Pins (Part 1 of 2)

EJTAG (In-circuit Emulator) Interface **ELTAG Interface** EJTAG Interface

Notes

www.DataSheet4U.com

Table 21.1 EJTAG Pins (Part 2 of 2)

Note: All input signals require pull-ups at the bonding pads per the JTAG specifications. **Note:** The sharing of the JTAG pins for scan chain and debug requires that the scan chain of the board, if used, is disconnected from the EJTAG interface when it is being used for debugging.

Operating Modes

The RC32300 CPU core has two operating modes: **Normal mode** and **Debug mode**. The *Normal mode* is when the processor is *not* executing the debug exception handler routine.

EJTAG (In-circuit Emulator) Interface EJTAG Interface

Notes [Figure 21.4](#page-338-0) shows a state diagram where the processor modes and the EJTAG interface functions are indicated.

> The Debug mode is entered after a Debug Exception (derived from hardware breakpoints, single step etc.) is taken and continues until the Debug Exception Return (DERET) has been executed. In this time the processor is executing the Debug Exception handler routine.

> In Debug Mode, the ProbEn bit determines the debug exception vector address: in case ProbEn=0 the debug exception handler starts at 0xBFC0-0480 and a debug monitor program will be entered and executed through regular system memory. When ProbEn=1, the debug exception vector address is 0xFF20-0200 and a debug monitor program can be executed in a "serial" way through the EJTAG protocol. (In this case, the monitor program is located on the EJTAG Probe, not requiring any physical EPROM on the target board).

> In Debug Mode mode the standard IEEE 1149.1 Test Access Port (TAP) interface (referred to as JTAG) is used to control the on-chip debug support unit block (DSU). All operations such as read and write to internal registers, to external system memories and to other on-chip peripherals is performed by the EJTAG protocol. In this case, the pins jtag tdi/ejtag dint n^{*} and jtag tdo/ejtag tpc function as jtag tdi input and jtag_tdo output.

> By executing a PC Trace instruction, defined as an extended JTAG instruction, the PC Trace mode is entered. This can only be done in Debug Mode and when the EJTAG Probe is present (ProbEn=1). Prior to execution of the PC Trace instruction the TAP controller must be placed in Run-Test/Idle state by toggling the jtag_tms signal. In PC Trace mode, Program counter trace information is output via additional status pins in conjunction with the JTAG pins jtag_tdi/ejtag_dint_n* and jtag_tdo/ejtag_tpc. These pins now function as ejtag_dint_n* input and ejtag_tpc output. Non-sequential program counter data is available at the jtag_tdo/ejtag_tpc pin clocked out at the processor speed using the ejtag_dclk pin. The type of execution is available as status at the ejtag_pcst[2:0] pins. The PC Trace mode can be switched off by a Debug Exception caused e.g. by a breakpoint or when the EJTAG Probe activates the interrupt signal at the jtag_tdi/ ejtag_dint_n* pin (which sets the JtagBrk bit in the EJTAG_Control_register[12]). When the PC Trace mode is switched off by a debug exception, the JTAG instruction register will be set to the BYPASS code (0x1F).

EJTAG (In-circuit Emulator) Interface JTAG Operation

Notes | JTAG Operation

Debug Mode	
ProbeEn=0	ProbeEn=1
$PC = 0xBFC00480$ PC Trace Mode off jtag_tdi/ejtag_dint_n pin: jtag_tdi input jtag_tdo/ejtag_tpc pin: jtag_tdo output $DM = 1$ (Debug Mode) "Normal" Memory Execution No CPU access to Probe Mem.	$PC = 0xFF200200$ PC Trace Mode off tag_tdi/ejtag_dint_n pin: jtag_tdi input jtag_tdo/ejtag_tpc pin: jtag_tdo output $DM = 1$ (Debug Mode) CPU access Probe Memory If EJTAG PC Trace Inst.: PC Trace Mode On jtag_tdi/ejtag_dint_n pin: ejtag_dint_n jtag_tdo/ejtag_tpc pin: ejtag_tpc
Debug Exception	DERET
	instruction Normal Mode
$PC =$ application program No CPU access to Probe Mem. $DM = 0$ (Normal Mode) PC Trace Mode off jtag_tdi/ejtag_dint_n pin: jtag_tdi input jtag_tdo/ejtag_tpc pin: jtag_tdo output	
PC Trace Mode on jtag_tdi/ejtag_dint_n pin: ejtag_dint_n jtag_tdo/ejtag_tpc pin: ejtag_tpc output	

Figure 21.4 RC32334 Debug Operating Modes

Test Interface and Boundary-Scan Architecture

The IEEE 1149.1 architecture is shown in the shaded part of [Figure 21.2](#page-334-0). It consists of an Instruction Register, a Bypass Register, a Device ID register, an Implementation register and several User Data Registers (like the EJTAG Address/Data/Control registers) and a test interface referred to as a Test Access Port (TAP) controller.

The Instruction Register and Data Registers are separate scan paths arranged between the primary Test Data Input (jtag_tdi) pin and primary Test Data Output (jtag_tdo) pin. This architecture allows the TAP controller to select and shift data through one of the two types of scan paths, instruction or data, without accessing the other scan path.

Test Access Port Operation

The TAP controller is controlled by the Test Clock (jtag_tck) and Test Mode Select (ejtag_tms) inputs. These two inputs determine whether an Instruction Register scan or Data Register scan is performed. The TAP consists of a small controller design, driven by the jtag_tck input, which responds to the ejtag_tms input as shown in the state diagram in [Figure 21.5.](#page-339-0) The IEEE 1149.1 test bus uses both clock edges of jtag_tck. jtag_tms and jtag_tdi are sampled on the rising edge of jtag_tck, while jtag_tdo changes on the fall

The state diagram for the TAP Controller is shown in [Figure 21.5.](#page-339-0)

EJTAG (In-circuit Emulator) Interface JTAG Operation

Notes

Test- Logic Reset

1

Figure 21.5 TAP Controller State Diagram

Refer to IEEE Standard Test Access port (IEEE Std. 1149.1), for the full state diagram.

The main state diagram consists of six steady states: Test-Logic-Reset, Run-Test/Idle, Shift-DR, Pause-DR, Shift-IR, and Pause-IR. A unique feature of this protocol is that only one steady state exists for the condition when jtag_tms is set high: the Test-Logic-Reset state. This means that a reset of the test logic can be achieved within five jtag_tck(s) or less by setting the jtag_tms input high.

At power up or during normal operation of the processor, the TAP is forced into the Test-Logic-Reset state by driving jtag tms high and applying five or more jtag tck(s). In this state, the TAP issues a reset signal that places all test logic in a condition that does not impede normal operation of the processor. When test access is required, a protocol is applied via the jtag tms and jtag tck inputs, causing the TAP to exit the Test-Logic-Reset state and move through the appropriate states. From the Run-Test/Idle state, an Instruction Register scan or a Data Register scan can be issued to transition the TAP through the appropriate states shown in [Figure 21.5](#page-339-0).

The states of the Data and Instruction Register scan blocks are mirror images of each other adding symmetry to the protocol sequences. The first action that occurs when either block is entered is a capture operation. For the Data Registers, the Capture-DR state is used to capture (or parallel load) the data into the selected serial data path. In the Instruction Register, the Capture-IR state is used to capture status information into the Instruction Register.

From the Capture state, the TAP transitions to either the Shift or Exit1 state. Normally the Shift state follows the Capture state so that test data or status information can be shifted out for inspection and new data shifted in. Following the Shift state, the TAP either returns to the Run-Test/Idle state via the Exit1 and Update states or enters the Pause state via Exit1. The reason for entering the Pause state is to temporarily suspend the shifting of data through either the Data or Instruction Register while a required operation, such as refilling a host memory buffer, is performed. From the Pause state shifting can resume by re-entering the Shift state via the Exit2 state or terminated by entering the Run-Test/Idle state via the Exit2 and Update states.

Notes Upon entering the Data or Instruction Register scan blocks, shadow latches in the selected scan path are forced to hold their present state during the Capture and Shift operations. The data being shifted into the selected scan path is not output through the shadow latch until the TAP enters the Update-DR or Update-IR state. The Update state causes the shadow latches to update (or parallel load) with the new data that has been shifted into the selected scan path. Limitations of TAP controller are RC32300 CPU core as part of the RC32334.

TAP Controller State Assignments

All state transitions within the TAP controller occur at the rising edge of the TCLK pulse and—depending on the jtag tms signal level (0 or 1)—it proceeds to the next state.

- ◆ *Test-Logic-Reset*
	- *– The test logic is disabled so that normal operation of the on-chip system logic can continue unhindered.*
- ◆ *Run-Test/Idle*
	- *– A controller state between scan operations.*
- ◆ *Select-DR-Scan*
- *– This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state.*
- ◆ *Capture-DR*
	- *– In this controller state, data may be parallel-loaded into test data registers selected by the current instruction on the riding edge of TCLK.*
- ◆ *Shift-DR*
	- *– In this controller state, the test data register connected between jtag_tdi and jtag_tdo, as a result of the current instruction, shifts data one stage towards its serial output on each rising edge of TCLK. The test data register content is being shifted out serially, LSB first, at the falling edge of TCLK towards the jtag_tdo output.*
- ◆ *Exit1-DR*
	- *– This is a temporary controller state. If jtag_tms is held high, a rising edge applied to TCLK while in this state causes the controller to enter the Update-DR state, which terminates the scanning process. If jtag_tms is held low and a rising edge is applied to TCLK, the controller enters the Pause-DR state.*
- ◆ *Pause-DR*
	- *– This controller state allows shifting of the test data register in the serial path between jtag_tdi and jtag_tdo to be temporarily halted.*
- ◆ *Exit2-DR*
	- *– This is a temporary controller state. If jtag_tms is held high and a rising edge is applied to TCLK while in this state, the scanning process terminates and the TAP controller enters the Update-DR state.*
- ◆ *Update-DR*
- *– Data is latched onto the parallel output of these test data registers from the shift-register path on the falling edge of TCLK.*
- ◆ *Select-IR-Scan*
	- *– This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state.*
- ◆ *Capture-IR*
	- *– In this controller state, the shift-register contained in the instruction register loads a pattern of fixed logic values on the rising edge to TCLK.*
- ◆ *Shift-IR*
	- *– In this controller state, the shift-register contained in the instruction register is connected between jtag_tdi and jtag_tdo and shifts data one stage towards its serial output on each rising edge to TCLK. The instruction shift register content is being shifted out serially, LSB first, at the falling edge of TCLK towards the jtag_tdo output.*

Notes ◆ *Exit1-IR*

- *– This is a temporary controller state. While in this state, if jtag_tms is held high, a rising edge applied to TCLK causes the controller to enter the Update-DR state, which terminates the scanning process. If jtag_tms is held low and a rising edge is applied to TCLK, the controller enters the Pause-DR state.*
- ◆ *Pause-IR*
	- *– This controller state allows shifting of the instruction register to be halted temporarily.*
- ◆ *Exit2-IR*
	- *– This is a temporary controller state. While in this state, if jtag_tms is held high and rising edge is applied to TCLK termination of the scanning process occurs. The TAP controller then enters the Update-IR controller state. If jtag_tms is held low and a rising edge is applied to TCLK, the controller enters the Shift-IR state.*
- ◆ *Update-IR*
	- *– The instruction shifted into the instruction register is latched to the parallel output from the shiftregister path on the falling edge of TCLK, in this controller state. Once the new instruction has been latched, it becomes the current instruction.*

Instruction Register (IR)

The Instruction Register is responsible for providing the address and control signals required to access a particular Data Register in the scan path. The Instruction Register is accessed when the TAP receives an Instruction Register scan protocol. During an Instruction Register scan operation, the TAP controller selects the output of the Instruction Register to drive the TDO pin. The Instruction Register consists of an instruction shift register and an instruction shadow latch. The instruction shift register consists of a series of shift register bits arranged to form a single scan path between TDI and TDO. During Instruction Register scan operations, the TAP controls the instruction shift register to capture status information and shift data from TDI to TDO. Both the capture and shift operations occur on the rising edge of TCK; however, the data shifted out from the TDO occurs on the falling edge of TCK. The status inputs are user-defined observability inputs, except for the two least significant bits, which are always 01 for scan-path testing purposes. (The Instruction Register has a minimum length of two bits.) In the Test-Logic-Reset state, the instruction shift register is set to all ones. This forces the device into the functional mode and selects the Bypass Register (or the Device Identification Register if one is present).

The instruction shadow register consists of a series of latches, one latch for each instruction shift register bit. During an Instruction Register scan operation, the latches remain in their present state. At the end of the Instruction Register scan operation, the Instruction Register update input updates the latches with the new instruction installed in the instruction shift register. In the Test-Logic-Reset state, the latches are set to all ones.

Test Data Register (DR)

The IEEE 1149.1 standard requires two Data Registers: Boundary-Scan Register and Bypass Register, with a third, optional, Device Identification Register. Additional user-defined Data Registers may be included. The Data Registers are arranged in parallel from the primary TDI input to the primary TDO output. The Instruction Register supplies the address that allows one of the Data Registers to be accessed during a Data Register scan operation. During a Data Register scan operation, the addressed scan register receives TAP control signals to pre-load test response and shift data from TDI to TDO. During a Data Register scan operation, the TAP selects the output of the Data Register to drive the TDO pin. When one scan path in the Data Register is being accessed, all other scan paths remain in their present state.

However, additional specific test data registers are available for various operations during Run-Time and Real-Time debugging. These registers are connected in parallel between a common serial input and a common serial data output.

The following sections provide a brief description of these elements. For a complete description, refer to IEEE Standard Test Access port (IEEE Std. 1149.1 - 1990).

Notes | Bypass Register

The Bypass Register is used to allow test data to flow through the device from TDI to TDO. It contains a single-stage shift register for a minimum length in serial path. When an instruction selects the bypass register and the TAP controller is in the Capture-DR state, the shift register stage is set to a logic zero on the rising edge of TCLK. Bypass register operations should not have any effect on the device's operation in response to the BYPASS instruction.

Boundary Scan Register

The Boundary Scan Register allows serial data to be loaded into or read out of the processor input/ output ports. The Boundary Scan Register is a part of the IEEE 1149.1 - 1990 Standard JTAG Implementation. The boundary scan register for the internal CPU core must never be used.

Device Identification Register

The Device Identification Register is an optional register defined by IEEE 1149.1, to identify the device's manufacturer, part number, revision, and other device-specific information. [Table 21.2](#page-342-0) shows the bit assignments defined for the (read only) Device Identification Register. These bits can be scanned out of the Identification Register after being selected. Although the Device Identification Register is optional, IEEE 1149.1 specification has dedicated an instruction to select this register. The Device Identification Register is selected when the Instruction Register is loaded with the IDCODE instruction.

Table 21.2 CPU Core Device Identification Register

Figure 21.6 CPU Core Device ID Instruction Format

Implementation Register

This is a 32-bit read only register to identify the features of the Debug Support Unit which are implemented by the RC32334.

.

EJTAG (In-circuit Emulator) Interface **JTAG Operation**

www.DataSheet4U.com

79RC32334/332 User Reference Manual 21 - 12
MWW.DataSheet4U.com

Notes

Table 21.3 Implementation Register (Part 2 of 2)

EJTAG Address Register

The length of the EJTAG Address Register is 32 bits. The length is identical to the length of the physical processor address bus, and is determined by shifting a pattern through the register. This register can be used as follows:

◆ *Processor Access: In this mode the RC32334 can access memory on the EJTAG Probe in a serial way through the JTAG interface. A 32 bit address is captured and is shifted out via the jtag_tdo/ ejtag_tpc pin to the EJTAG Probe. Depending on the direction of the access, data is shifted into the jtag_tdi pin (processor read) or shifted out of the jtag_tdo/ejtag_tpc pin (processor write).*

EJTAG Data Register

This register is used with the EJTAG_Address_register in the following mode:

◆ *Processor Access: In this mode the RC32334 can access memory located on the EJTAG Probe in a serial way through the JTAG interface. A 32 bit data word is captured and is shifted out via the jtag_tdo/ejtag_tpc pin to the EJTAG Probe for a Processor Write action; for a Processor Read action 32 bits of data is shifted into the jtag_tdi /ejtag_dint_n* pin and is made available to the processor.*

The organization of the bytes in the 32 bit EJTAG Data Register depends on the endianess of the CPU, as shown in [Figure 21.7](#page-344-0) and [Figure 21.8.](#page-345-0)

Figure 21.7 Byte Organization in a 32-bit EJTAG Data Register

Notes

Figure 21.8 Examples of Byte Organization in a 32-bit EJTAG Data Register

EJTAG Control Register

This is a 32 bit register to control the various operations of the debug support and the JTAG unit. This register is selected by shifting in the JTAG_CONTROL_IR instruction. Bits in the EJTAG_Control_register can be set/cleared by shifting in data; status is read by shifting out this register.

This EJTAG_Control_register, shown in [Table 21.4](#page-345-1), can only be accessed by the JTAG interface.

Table 21.4 EJTAG_Control_Register (Part 1 of 3)

EJTAG (In-circuit Emulator) Interface **Value 2018** 1999 1746 Operation

Notes

www.DataSheet4U.com

Table 21.4 EJTAG_Control_Register (Part 2 of 3)

EJTAG (In-circuit Emulator) Interface in the Second Second Second Second Second Second Second Second Second Se

Notes

www.DataSheet4U.com

Table 21.4 EJTAG_Control_Register (Part 3 of 3)

[Figure 21.9](#page-347-0) shows examples of the Sync Operation.

Figure 21.9 Examples of the Sync Operation

PC Trace Instruction (only if PC Trace is supported)

This JTAG instruction is used to enable PC Trace mode. The Real-Time Trace mode is set when the TAP controller has reached the Run-Test/Idle state. In this mode, the jtag_tdo/ejtag_tpc pin provides nonsequential program counter output at the ejtag_dclk speed. The ejtag_pcst[2:0] pins are used to show the type of instruction execution. A debug exception disables the PC Trace mode. The instruction register will be set to BYPASS code (0x1F).

EJTAG (In-circuit Emulator) Interface JTAG Operation

Notes Processor Access

The CPU can then execute code taken from the EJTAG Probe and it can access data (via load or store) which is located on the EJTAG Probe. This occurs in a serial way through the EJTAG interface: the core can thus execute instructions e.g. debug monitor code, without occupying the user's memory.

Accessing the EJTAG Probe's memory can only be done when the processor accesses an EJTAG address (which is in the range from 0xFF20-0000 to 0xFF2F-FFFF), when the ProbEn bit is set and when the processor is in debug mode (DM=1).

When a debug exception is taken, while the ProbEn bit is set, the processor will start fetching instructions from address 0xFF20-0200.

Instruction Fetch/Read from the EJTAG Probe

- 1. The internal hardware latches the requested address into the JTAG_Address_Capture Register (in case of the Debug exception: 0xFF20-0200).
- 2. The internal hardware sets the following bits in the EJTAG_Control_register:

PrAcc = 1 (selects Processor Access operation)

- PRnW = 0 (selects processor read operation)
- $Dsz[1:0]$ = value depending on the transfer size
- 3. The EJTAG Probe selects the EJTAG Control register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- 4. The EJTAG Probe checks the PRnW bit to determine the required access and shifts in a DmaAcc = 0 bit into the EJTAG Control register.
- 5. The EJTAG Probe selects the EJTAG_Address_register and shifts out the requested address.
- 6. The EJTAG Probe selects the EJTAG_Data_register and shifts in the instruction corresponding to this address.
- 7. The EJTAG Probe selects the EJTAG_Control_register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the instruction is available.
- 8. The instruction becomes available in the instruction register and the processor starts executing.
- 9. The processor increments the program counter and outputs an instruction read request for the next instruction. This will start the whole sequence again.

Using the same protocol, the processor can also execute a load instruction to access the EJTAG Probe's memory. For this to happen, the processor must execute e.g. a lw, lb,... instruction with the target address in the appropriate range.

Almost the same protocol is used to execute a store instruction to the EJTAG Probe's memory. The store address must be in the range: 0xFF20-0000 to 0xFF2F-FFFF, the ProbEn bit must be set, and the processor has to be in debug mode (DM=1). The sequence of actions is found below.

Processor Write Access

- 1. The internal hardware latches the requested address into the JTAG_Address_Capture Register
- 2. The internal hardware latches the data to be written into the JTAG_Data_Capture Register.
- 3. The internal hardware sets the following bits in the EJTAG_Control_register:

PrAcc = 1 (selects Processor Access operation)

PRnW = 1 (selects processor write operation)

 $Dsz[1:0]$ = value depending on the transfer size

- 4. The EJTAG Probe selects the EJTAG Control register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- 5. The EJTAG Probe checks the PRnW bit to determine the required access and shifts in a DmaAcc=0 bit into the EJTAG_Control_register.
- 6. The EJTAG Probe selects the EJTAG Address register and shifts out the requested address.
- 7. The EJTAG Probe selects the EJTAG Data register and shifts out the data to be written.
- 8. The EJTAG Probe selects the EJTAG_Control_register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the write access is finished.
- 9. The EJTAG Probe writes the data to the requested address in its memory.
- 10. The processor detects that PrAcc bit = 0, which means that it is ready to handle a new access.

79RC32334/332 User Reference Manual 21 - 17 March 2002 and Manual 21 - 17 March 2002

EJTAG (In-circuit Emulator) Interface JTAG Operation

.

Notes [Figure 21.10](#page-349-0) depicts the processor and probe actions for the Processor Read and Processor Write Access.

Figure 21.10 EJTAG Processor Access

Reset Overview

The processor core, processor peripherals, EJTAG module and the DSU can be reset as follows (see also [Figure 21.11\)](#page-350-0):

- ◆ *The hard reset (general reset) signal resets the processor, the EJTAG, the DSU and the peripherals.*
- ◆ *The EJTAG Probe can Soft Reset the processor core by setting the PrRst bit in the EJTAG_Control_register.*
- ◆ *The EJTAG Probe can reset the peripherals on the processor by setting the PerRst bit in the EJTAG_Control_register.*
- ◆ *The processor can reset both the EJTAG Module and the DSU by setting the JtagRst bit in the Debug Register.*

A System reset can be provided by the EJTAG Probe by activating the combination. of reset control bits: PrRst and PerRst.

A full system reset through the EJTAG is by the JTAG reset pin to the master reset on the board.

Notes **.**

Figure 21.11 Reset Overview

EJTAG Module Clocking

The bus clock may be used to clock all registers within the EJTAG Module which are not part of the TAPcontroller or the JTAG registers (e.g. used for Processor Access or DMA access). These latter registers are clocked by jtag_tck.

Instruction Register

The instruction Register is a 5-bit field (such as IR4, IR3, IR2, IR1, IR0) that is used to decode 32 different possible instructions and allows instructions to be serially input to the device, when the TAP controller is in the Shift-IR state.

Instructions are decoded to perform the following tasks:

- ◆ *To select test data registers that may operate while the instruction is current. The other test data registers should not interfere with chip operation and selected data registers.*
- ◆ *To define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.*

Instructions are decoded as shown in [Table 21.5](#page-350-1). Brief descriptions of each instruction are included in the table, but for a more complete description, refer to IEEE Standard Test Access port (IEEE Std. 1149.1- 1990).

Table 21.5 Instruction Decoding (Part 1 of 2)

EJTAG (In-circuit Emulator) Interface **Value 2018** 1999 1746 Operation

 $\overline{\mathbf{r}}$

Notes

EJTAG (In-circuit Emulator) Interface extended instructions extended Instructions

Notes Note: As mentioned in the definition of the BYPASS instruction, any unused instruction will default to the BYPASS instruction.

Figure 21.12 Shift Order Sequence of the JTAG_All_IR Register

The Debug Unit

The Debug Unit section describes the debug unit implemented in the processor, and covers the extended instruction to MIPS ISA instruction set as well as support functions and registers for Real Time Debugging.

Note: The EXTERNAL INSTRUCTIONS are slightly different from the original definition. Similarly, the DEBUG REGISTER is also different.

Extended Instructions

The following instructions are added to the standard MIPS ISA instruction set to provide a software debug breakpoint exception and debug exception return.

SDBBP (Software Debug Breakpoint)

Notes

Description The opcode above was used by MIPS CPUs following EJTAG specification 1.3.1, and its use is discouraged because it may conflict with a future MIPS ISA.

DERET (Debug Exception Return)

Format DERET

Description This instruction executes a return from a debug exception. It has a branch delay slot, the same as the branch or jump instruction cycle, executing with a delay of one instruction cycle. The DERET instruction can not be used in the delay slot itself. The return address stored in the DEPC register is copied to the PC and processing returns to the original program. The Debug Mode bit (DM in Debug [30]) and the BrkSt bit (EJTAG_Control_Register[3]) are reset. **Note:** If a MTC0 instruction was used to set the return address in the DEPC register, a minimum of two instructions must be executed before executing the DERET. **Operation** T: temp <- DEPC

T+1: PC <- temp DM <- '0' BrkSt <- '0'

Exceptions Coprocessor Unusable Exception

Extended CP0 Registers (Debug Registers)

The Standard EJTAG Specification (Version 1.5.3) defines three registers to be added to the CP0 registers to support debug exceptions:

- ◆ *Debug Register*
- ◆ *Debug Exception PC*
- ◆ *Debug Exception Save Register*

The RC32334 only implements the Debug register and the Debug Exception PC register in the CP0. The Debug Exception Save Register is implemented as an on-chip register located at physical address 0xFFFF-E210.

Debug Register

Debug Register, CPO register 24

The Debug Register is used to control the debug exception and provide status information about the cause of the debug exception. The read only status bits are automatically updated every time the debug exception is taken.

www.DataSheet4U.com

79RC32334/332 User Reference Manual 21 - 23 June 4, 2002

Notes

www.DataSheet4U.com

EJTAG (In-circuit Emulator) Interface Extended CP0 Registers (Debug Registers)

Table 21.6 Debug Register (Part 2 of 2)

Debug Exception Program Counter Register (DEPC)

For the RC32334, DEPC is CP0 Register 23.

Table 21.7 Debug Exception Program Counter

.

EJTAG (In-circuit Emulator) Interface Register Map

Notes | Debug Exception Save Register (DESAVE)

In the RC32334, this register is external to the core and implemented at physical address 0xFFFF-E210.

Register Map

The following registers are implemented in a Debug Support Unit. These registers contain the data, address, control and status of the break channels, and are only accessible for read when the processor is executing in Debug Mode (DM='1') and for write when DM=1 and the memory protection bit is switched off (MP='0'). When these conditions are not met, an attempt to access will cause an undefined result, e.g., invalid data may be read or a bus/address error exception may be raised. The DSU registers are noncached memory locations, although they are in the kseg2 area. Only word/double word accesses are allowed to these registers. The base address for all of these registers is: 0xFF300000 and the actual address can be obtained by adding the offset value in [Table 21.9](#page-356-0).

Table 21.9 32-bit Register Map (Base Address = 0xff30 0000)

Debug Control Register

The Debug Control Register is located at address-offset 0x0000.

EJTAG (In-circuit Emulator) Interface **Register Map**

Notes

www.DataSheet4U.com

Table 21.10 Debug Control Register - DCR

EJTAG (In-circuit Emulator) Interface **Register Map**

Notes | Instruction Address Match Registers

Instruction Address Break Status

Table 21.11 Instruction Address Break Status Register - IBS

Instruction Address Break n

This register contains the upper 30/62 bits of the Instruction Address Break. [Table 21.12](#page-358-0) shows the format of the Instruction Address Break *n* register. This address is a virtual address.

Table 21.12 Instruction Address Break Register n - IBAn

Instruction Address Break Mask n

These registers specifies the mask value for the Instruction Address Break Register *n* (IBA*n*). Each bit corresponds to a bit in the address register, and when:

- ◆ *0: Address bit is not masked, address bit is compared.*
- ◆ *1: Address bit is masked, address bit is not compared.*

Table 21.13 Instruction Address Break Mask Register n - IBMn

EJTAG (In-circuit Emulator) Interface **Register Map** Register Map

Notes | Instruction Address Break Control n

This register selects the instruction address match function to enable debug break or trace trigger.

Table 21.14 Instruction Address Break Control n Register - IBCn

Data Address and Data Match registers

Data Address Break Status

This register provides the status of the possible 15 Data Breakpoints.

Table 21.15 Data Address Break Status - DBS
EJTAG (In-circuit Emulator) Interface **Register Map**

Notes **Data Address Break n**

This register contains the upper 30 bits of the Data Address Break DBA*n*. This address is a virtual address.

Table 21.16 Data Address Break n Register - DBAn

Processor Bus Match Registers

The Processor Bus Match registers monitor the bus interface of the MIPS CPU and provide debug exception or trace trigger for a given physical address and data. Since the CPU bus is implementation specific, Processor Bus Breaks may not work identically for different MIPS CPUs.

Processor Bus Break Status

The following table shows the format of the Processor Bus Break Status register.

Table 21.17 Processor Bus Break Status - PBS

Processor Address Bus Break n

This register contains the bits of the physical Processor Address Bus Break.

Table 21.18 Processor Address Bus Break Register n - PBAn

EJTAG (In-circuit Emulator) Interface **Register Map**

Notes Processor Data Bus Break n

This register specifies the data value for the Processor Data Bus match.

Table 21.19 Processor Data Bus Break n Register - PBDn

Processor Data Bus Mask n

This register specifies the mask value for the Processor Data Bus Break register. Each bit corresponds to a bit in the data register:

- ◆ *0: Data bit is not masked, data bit is compared*
- ◆ *1: Data bit is masked, data bit is not compared*

Table 21.20 Processor Data Bus Mask n Register - PBMn

Processor Bus Break Control and Address Mask n

This register selects the Processor Bus match function to enable debug break or trace trigger. It also includes control bits to enable comparison as well as mask bits to exclude address bits from comparison.

Table 21.21 Processor Bus Break Control and Address Mask n - PBCn (Part 1 of 2)

EJTAG (In-circuit Emulator) Interface Register Map

 \mathbf{I}

Notes

Table 21.21 Processor Bus Break Control and Address Mask n - PBCn (Part 2 of 2)

Processor Bus Break Function

Processor bus break becomes effective by setting Processor Bus Control Register bits. The Debug Unit will monitor the processor bus and, depending on the bit setting for instruction fetch from Uncache area or data load/store in Uncache or Cache region (i.e., IFUC, DLUC, DSUX, PBCO bits), address and data comparison is performed. PBAO, PBDO, and PBM are holding the address, data, and mask value to be compared for debug interruption.

Processor Bus Trace Trigger Function

By setting TE=1 bit in the Processor Control register, the processor bus trace trigger becomes effective. The Debug Unit will monitor the processor bus and, depending on the bit setting for instruction fetch from Uncache area or Data load/store in Uncache or Cache region (i.e., IFUC, DLUC, DSUC, PBCO bits), address and data comparison is performed. When the address set by PBA0register and the data set by PBD0 register matches according to data mask value, Trace Information TST(010) or TSQ(001) is output to PCST[2:0].

Notes Debug Exception

The debug exception has priority over all exceptions, except the reset exception.

Debug Exception Causes

There are several causes of the Debug Exception:

- ◆ *Software Debug Breakpoint (SDBBP) instruction execution*
- ◆ *Match on Hardware DSU registers*
- ◆ *Debug Exception from the JTAG port. This is caused by the EJTAG Probe setting the Jtagbrk bit in the EJTAG_Control_Register.*

During debug mode no other debug exception can be taken.

Debug Exception Enabling/Disabling

The causes of the Debug Exception can be masked as follows:

- ◆ *The Software Debug Breakpoint (SDBBP) instruction execution is masked in debug mode.*
- ◆ *The Match on Hardware DSU registers is enabled by setting the BE bit in the corresponding Control register.*
- ◆ *Debug Exceptions from the JTAG port are only masked in debug mode.*

Debug Exception Handling

When the debug exception is raised, the processor jumps to the debug exception handler.

- ◆ *If the ProbEn bit in the EJTAG_Control_Register[15] is set, the debug exception vector is located at address location: 0xFF20-0200. (This is mapped in un-cacheable address space).*
- ◆ *If the ProbEn bit in the EJTAG_Control_Register[15] is cleared, the debug exception vector is located at address location: 0xBFC0-0480. (This is mapped in un-cacheable address space).*
- ◆ *Only the contents of the Debug register and the DEPC will be affected by the debug exception.*
- ◆ *The Debug Mode bit (DM) in the Debug register is set to '1'.*
- ◆ *One (or more) of the following bits in the Debug Register are set to identify the cause of the debug exception:*
- -

DSS: after single step execution of an instruction and the SSt bit in the Debug register is set.

DBp: after execution of the SDBBP instruction.

DDBL: Data Address match during a Load memory instruction.

DDBS: Data A
-
-
-
-
-
-
-
-
- *the debug exception.*

Exception priorities: DIB have a higher priority than DBp, and Jtagbrk has the lowest priority.

In case of SDBBP caused exception:

◆ *The DEPC register points to the SDBBP instruction, unless that instruction is in the branch delay slot, in which case the DEPC register points to the branch instruction and DBD bit is set to '1'.*

In case the debug exception had other cause besides SDDBP:

- ◆ *The DEPC register points to the address of the instruction where the exception was raised (for single step exception, this is the instruction to be executed).*
- ◆ *A single step exception is not raised for an instruction in the branch delay slot.*
- ◆ *When the DERET instruction is executed, a single step exception is not raised for an instruction at the return destination. If the return destination is a branch instruction, a single step exception is not raised for that branch instruction or for the instruction in the branch delay slot.*

79RC32334/332 User Reference Manual 21 - 32
All the 4, 2002

Notes **Exception Handling when in Debug Mode (DM bit is set)**

In Debug Mode, the processor core can only take reset type exceptions, all other exceptions are not taken. All interrupts including NMI are masked. When the NMI interrupt occurred during Debug mode it is stored internally and the NMI interrupt is taken after debug handler is finished (DM = '0').

A Load or Store Instruction which generated a TLB related exception during Debug Mode is not taken and is not executed. Only the TLF bit in Debug Register[11] will be set.

When a Load or Store instruction causes a bus error exception when the processor is in Debug Mode, no exception is taken and the BsF bit in the Debug Register is set. The result of Load/Store operation is discarded.

The debug mode has the same privileges as the kernel mode, i.e. access to all physical memory, the complete instruction set and all registers including GPR and Coprocessor 0 instructions, regardless of the value of the Kuc bit.

Servicing the Debug Exception

When a debug exception occurs, the debug exception handler should save the context of the program that was executing. For that, it can use the DESAVE register. After that, the service routine should determine the nature of the exception from the Debug Register bits and invoke the corresponding exception handler.

The DEPC register holds the address to where processing resumes after the debug exception routine has finished. The address that has been loaded in the DEPC register is the virtual address of the instruction that caused the debug exception. If the instruction is in the branch delay slot, the virtual address of the immediately preceding branch or jump instruction is placed in this register and the DBD bit is set. Execution of the DERET instruction causes a jump to the address in the DEPC.

In case of SDBBP caused exception: the unused bits of the SDBBP instruction (indicated as CODE) can be used for passing additional information to the exception handler. In order to allow these bits to be viewed at, the user program should load the contents of the memory word containing this instruction, using the DEPC register. When the DBD bit in the Debug register is set to '1', the SDBBP instruction is in the branch delay slot, therefore the value in the DEPC register should be added with 4.

PC Trace

The basic idea of the instruction trace method is to output the virtual address of an instruction only when the program flow is changed by a jump instruction or exception. Jump instructions can be divided into the following two groups:

- ◆ *PC Relative Jump and Direct Jump: the target address of these instructions is fixed and identified by the source program. The target address is usually specified by a "label" in assembly language e.g. j label1 (jump to label1).*
- *Indirect Jump*: the indirect jump instruction jumps to an address contained in a general register. *This instruction is usually used for a subroutine call or table jump. The target address is determined during program execution, e.g. jr r1 (jump to contents of register r1). Note that the ERET instruction is treated as an indirect jump too.*

A target address of a PC relative or direct jump instruction can be determined by the instruction itself. However, a target address of an indirect jump depends on the contents of a register when the instruction is executed. Therefore the processor should output a target address of an indirect jump for real-time trace information.

Jump instructions are also classified into conditional and unconditional jumps. The dynamic information whether the conditional branch is taken or not taken is necessary for instruction trace.

Table 21.22 Dynamic Trace Information

Instruction Trace Method

The EJTAG module requires output pin(s) for the PC trace information. EJTAG uses at least the data output jtag_tdo/ejtag_tpc for that. More pins can be dedicated for PC output if the Extended EJTAG interface is used (see [PC Status and Exception Vector Encoding](#page-365-0) section).

The other signals (ejtag_pcst) show the *status of execution* and also show when one of the break channels (when programmed to output a trigger) has found a match.

In the RC32334, the number of ejtag_tpc bits output is 30. To reduce the information at the ejtag_tpc pin(s), the processor only outputs a target address of a Direct Jump, an Indirect Jump, a Branch instruction and (part of) exception vector addresses. However, there is the possibility that the target address output is not complete.

The target address of an indirect jump may take 30 cycles to output the target address at the 1 bit jtag_tdo/ejtag_tpc pin. If the next indirect jump is executed in 30 cycles, then the first target address is not output completely.

In PC Trace mode, non-sequential Program Counter Address information (PC Trace) is output at the ejtag tpc pin(s), in conjunction with trace information at the ejtag pcst pins. Non-sequential PC trace is output when there is a change in the program flow, caused by:

- ◆ *Direct Jump Instructions (J and JAL) where the target address is defined.*
- ◆ *Indirect Jump Instructions (JR, JALR and ERET) where the target address is contained in a register.*
- ◆ *Branch Instructions (BEQ, BNE, BLEZ, BGTZ, BGEZ, BLTZ, BLTZAL, BCzT, BCzF, BEQL, BNEL, BLEZL, BGTZL, BLTZL, BGEZLL, BGEZAL, BLTZALL, BCzTL and BCzFL) where a branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset.*
- *Interrupts and exceptions: an exception code is then output at the ejtag_tpc pin(s).*

PC Status and Exception Vector Encoding

PC Status Encoding

The PC Trace Status (ejtag_pcst) Information is output at the same rate as the CPU pipeline clock. The PC status is only active in Real-Time mode. The ejtag_pcst encodes the status of the MIPS CPU execution as follows.

Table 21.23 PC Trace Status Information (Part 1 of 2)

Table 21.23 PC Trace Status Information (Part 2 of 2)

Status Output on Delay Slots

All jump and branch instructions have a delay slot. The instruction in the delay slot is normally executed prior to the jump/branch target instruction, however, some instructions nullifies (kills) the delay slot instruction rather than executing it. These instructions are:

- ◆ *Branch likely not taken instructions.*
- ◆ *The ERET instruction.*

For the nullified delay slot instructions the STL (or TST) code is output since the instruction is not part of the actual instruction flow; for executed delay slot instructions the SEQ (or TSQ) code is output.

For the jump/branch instruction itself JMP/BRT is output when the jump/branch is taken, and SEQ (or TSQ) is output for the branch when it is not taken. JMP is always output for the ERET instruction. For a branch likely not taken instruction SEQ is output for the branch likely and STL is output for its nullified delay slot.

Note that the PC Trace interpreting software may not be able to determine the exact target of a jump/ branch/ERET instruction unless the source is known; this is true even if a complete PC is output for the target. The reason for this, is that an instruction resulting in a JMP code may or may not have an executed delay slot (only known if source is known), and thus it will either be the first or the second significant code (code other than STL or TST) after the JMP which will represent the instruction at the target PC. The PC Trace interpreting software will however in most cases be able resolve this uncertainty when the first JMP or BRT is met in the program code at the target PC.

Exception Vector Encoding

When an instruction receives an exceptional event, either due to an external source (e.g. interrupt) or as part of the execution flow (SYSCALL, overflow etc.), the EXP code is output for that instruction instead of what would otherwise have been output.

During an exception, when ejtag_pcst shows the EXP code, the ejtag_tpc pins output a exception vector code, starting from the LSB of the code. Instructions that generate a Debug Exception will not output the EXP code nor the exception code at the ejtag_tpc pin(s).

Exception Vector Encoding for RC32334:

[Table 21.24](#page-366-0) shows the 4 bit exception code output at the ejtag_tpc pin(s) during the EXP code at the ejtag_pcst pins.

Table 21.24 Exception and Exception Codes at ejtag_tpc (Part 1 of 2)

Table 21.24 Exception and Exception Codes at ejtag_tpc (Part 2 of 2)

External Interface Definition

Cache Error

Exception

EJTAG

The following signals are used during the PC Trace mode ([Table 21.25](#page-373-0) shows the complete list of EJTAG interface signals).

- ◆ *jtag_tdo/ejtag_tpc: During PC Trace Mode, the jtag_tdo/ejtag_tpc provides a non-sequential PC (ejtag_tpc) at the processor clock. ejtag_tpc is output simultaneously with the Program Counter Trace Status Signals ejtag_pcst, starting with PC address 2 or 1. depending on the support of MIPS16 or not.*
- ◆ *ejtag_pcst[2:0]: PC Status Trace Information, with the encoding described in [Table 21.23](#page-365-1).*
- **ejtag_dclk:** Processor Clock: This signal is used by the external EJTAG Probe to capture the *ejtag_tpc and ejtag_pcst signals at the MIPS CPU clock rate. The ejtag_tpc and ejtag_pcst signals are output at the positive edge of ejtag_dclk.*

Priority of Target Address Output (ejtag_tpc)

The target address output at jtag_tdo/ejtag_tpc may change due to occurrence of an exception or of a next Jump or Branch instruction. There are priorities specified at which the ejtag_tpc output will change. The Trace Mode (TM) bit in the Debug Control Register (DCR[0]) determines if the current target PC output is stopped and the new target PC started instead, or that the current target PC is completely finished.

Real Time ejtag_tpc Output (TM='0' in DCR[0])

During real-time ejtag tpc output, the PC trace information is output at the processor clock and the PC trace information is in sync. with the program execution. The target PC address output may be incomplete. The priorities for target PC output in this mode are:

- 1. If there is no ejtag tpc being output, the target address of a taken jump will be output at jtag_tdo/ ejtag_tpc, also when it is a Direct Jump. The ejtag_pcst pins will show the JMP code (see [Figure](#page-368-0) [21.13\)](#page-368-0).
- 2. If a new indirect jump is executed while the previous target PC is being output, the new indirect jump target PC will always start and the previous target PC output will be aborted (see [Figure 21.14](#page-369-0)).
- 3. If an exception occurs while the previous target PC is being output, an exception vector code is output and then the previous discontinued PC output is resumed (see [Figure 21.16\)](#page-369-1).
- 4. If an exception occurs while a previous exception vector code is being output, the previous exception vector code output is aborted and the new exception vector code output is started.
- 5. If a new direct jump or branch is executed while the previous target PC is being output, then this new direct jump or branch target PC will not be output. Instead the ejtag_pcst code will indicate the BRT code. The target PC for the direct jump or branch is only output when there is no PC trace output for another jump/branch going on (see [Figure 21.13\)](#page-368-0). If an exception vector code output is gong on but no jump/branch target PC is pending, then JMP is output for the direct jump and the target PC output for the direct jump starts once the exception vector code has been output.
- 6. If a jump occurs after exception, ejtag_tpc outputs exception code first and then the target address.

Non-Real Time ejtag_tpc Output (TM='1' in DCR[0])

During non-real time trace mode the 30 bit target PC for indirect jumps and the 3 bit exception vector code is always output completely. In this mode, it is only guaranteed that all indirect jump target addresses and exception vector codes are fully output on ejtag tpc, this is however enough information to completely reconstruct the program execution flow. The RC32334 implements a single level deep buffer to store the PC trace address.

The priorities for the PC trace output are:

- 1. If there is no ejtag_tpc being output, the target address of a taken jump will be output at jtag_tdo/ ejtag_tpc, also when it is a Direct Jump. The ejtag_pcst pins will show the JMP code.
- 2. If an exception occurs while the target PC is being output, the exception vector code is output first and then the previous discontinued PC output is resumed. The Processor core is not stalled in this case.
- 3. If an exception occurs while a previous exception vector code is being output, the pending exception vector code is output first and then the new exception vector code is output. The Processor core is stalled in this case.
- 4. *a.* If an indirect jump instruction is executed while the previous target PC is being output, then the Processor Core is stalled until the previous target PC is completely output. *b.* If an indirect jump instruction is executed while the previous target PC from a direct jump is being
	- output, the RC32334 uses the 1 level deep buffer to store the PC trace address.
- 5. If a new direct jump or branch is executed while the previous target PC is being output, then this new direct jump or branch target PC will not be output. Instead the ejtag_pcst code will indicate the BRT code. The target PC for the direct jump or branch is only output when there is no PC trace output going on (see [Figure 21.13](#page-368-0)).
- 6. If a jump occurs after exception, ejtag_tpc outputs exception code first and then the target address.

Examples of PC Trace Output

Conditional PC Relative Jump Instruction

[Figure 21.13](#page-368-0) indicates the execution of conditional PC relative instructions. The beq and bne instructions are conditional PC relative jumps. Because the first jump instruction (beq) is taken and the ejtag_tpc output is not in use, the target PC of the beq starts to output and the ejtag_pcst status is the 'JMP'. The jump status corresponding to the second jump (bne) is the 'SEQ' which indicates the jump is not taken. The third jump (bne) is taken, the ejtag_pcst lines show 'BRT' but there is no ejtag_tpc output from its target address since it is a Direct Jump and the ejtag_tpc line is already outputting.

Figure 21.13 Trace of Conditional PC Relative Jump Instruction

Indirect Jump Instruction

The execution of an indirect instruction is shown in [Figure 21.14.](#page-369-0) When the first indirect jump (jr1) instruction is executed, the processor outputs the 'JMP' code at the ejtag_pcst pins and starts to output its target address from the lower bit at the eitag tpc pin. The lower bit is A2. When the second indirect jump instruction (jr2) is executed, the processor stops outputting the target address of the first indirect jump and starts outputting the second target address. In this case, the target address of the first indirect jump is incomplete.

EJTAG (In-circuit Emulator) Interface Examples of PC Trace Output

Notes

Figure 21.14 Trace of Indirect Jump Instruction

PC Trace Of An Exception Followed By A Jump Indirect Instruction

In [Figure 21.15](#page-369-2), the Break instruction is executed and causes an exception. This is indicated by the 'EXP' code at ejtag_pcst and the ejtag_tpc starts outputting the 3-bit exception code '001' starting with the LSB. The taken Jr2 instruction causes the JMP code at ejtag_pcst and the outputting of its target address at ejtag_tpc.

Figure 21.15 Trace of an Exception Followed by a Jump Indirect Instruction

PC Trace of an Indirect Instruction Followed by an Exception

In [Figure 21.16,](#page-369-1) the indirect jump Jr1 starts the ejtag tpc output, but the target address output is stopped to allow exception code bits of the exception to be output. After this the target address output is continued again.

EJTAG (In-circuit Emulator) Interface Examples of Trace Trigger Output

Notes Examples of Trace Trigger Output

Trace trigger information is output at the ejtag_pcst pins when an instruction address, data or processor bus trigger occurred.

In general trace triggers should be indicated on the instruction which caused the trigger. However, since trigger indications can only be indicated in the PC Trace output on SEQ or STL codes (by replacing these codes with TSQ or TST) the trace trigger indication cannot be exactly defined. If JMP, BRT or EXP needs to be output, a simultaneous trigger indication must be output on another code and thus the EJTAG Probe cannot accurately determine the instruction that generated the trigger.

Instruction Address Trace Trigger

[Figure 21.17](#page-370-0) shows the occurrence of the Trace Trigger TSQ code at the ejtag_pcst pins for the instruction address that matches the required conditions.

Figure 21.17 instruction Address Trace Trigger

Trace Trigger and General Exception at the Same Time

In [Figure 21.18,](#page-370-1) both the Trace Trigger and an exception occur at the same moment, then the ejtag_pcst pins show the TST code, followed by the EXP code. The 3 bit exception code is output at ejtag_tpc.

Figure 21.18 Trace Trigger and General Exception at the Same Time

Jump Indirect Causes Trace Trigger

In [Figure 21.19](#page-371-0) the Jump Indirect (Jr2) is the instruction that generates the Trace Trigger. This indicated by the TSQ code at the eitag pcst pins.

 \mathbf{I}

EJTAG (In-circuit Emulator) Interface Switching from Real-Time Trace to Debug

Figure 21.19 Jump Indirect Causes Trace Trigger

Instruction after Jump Indirect Causes Trace Trigger

In [Figure 21.20](#page-371-1) the Trace Trigger is caused by the instruction following the Jr2. The resulting trace trigger output information however is the same. The EJTAG Probe can not accurately determine the instruction that generated the trigger.

Figure 21.20 Instruction after Jump Indirect Causes Trace Trigger

Switching from Real-Time Trace to Debug

Real-Time Trace Mode to Debug Mode (No ejtag_tpc Output)

In [Figure 21.21](#page-371-2), the debug exception occurs in the instruction following the NOP instruction. In this case there is no target PC output going on. The debug mode is entered directly after the debug exception. When the instruction causing the debug exception is also set up for generating Trace Trigger, then the TST code is output at ejtag_pcst just before debug mode is entered.

EJTAG (In-circuit Emulator) Interface Pin Out of the Standard EJTAG

Notes **Real-Time Trace Mode to Debug Mode**

In [Figure 21.22](#page-372-0), the target PC is being output (e.g. due to execution of an indirect JR instruction) when a debug exception occurs. In this case the Debug Mode is entered *after* the trace output is finished. During this time the STL code is output at ejtag pcst; the debug mode entry is indicated by the DBM code. In debug mode, the jtag tdo/ejtag tpc pin function changes from ejtag tpc to jtag_tdo; jtag_tdi/ejtag_dint_n pin function changes from ejtag_dint_n to jtag_tdi.

Pin Out of the Standard EJTAG

[Figure 21.23](#page-372-1) represents the timing diagram for the EJTAG interface signals.

The standard EJTAG connector (without PC Trace signals) is a 12-pin connector. For Standard EJTAG, a 24-pin connector has been chosen, providing 12 signal pins and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement.

Figure 21.22 Real Time Trace Mode to Debug Mode (Debug Exception in Branch Delay Slot)

EJTAG (In-circuit Emulator) Interface EJTAG Application Information

Notes [Table 21.25](#page-373-0) shows the pin numbering for the Standard EJTAG (EJT) connector. All the even numbered pins are connected to GROUND. The last columns show the target signal direction and the recommended termination at the target. Target termination resistors may be internally in the chip or externally on the board.

Table 21.25 Pin Numbering of the JTAG and EJTAG Target Connector

 $1.$ The value of the series resistor may depend on the actual PCB layout situation.

^{2.} itag_tck pull-up resistor is not required according to the JTAG (IEEE1149) standard. It is indicated here to prevent a floating CMOS input when the EJTAG connector is unconnected.

EJTAG Application Information

Using JTAG Boundary Scan and EJTAG

[Figure 21.24](#page-373-1) gives an application diagram of a target board showing how the processor's EJTAG signals are connected to the Target Connector and to the other (boundary Scan) IC's on the board.

EJTAG (In-circuit Emulator) Interface EJTAG Application Information

Motes Jumper block X1 on the Target Board provides the connection of the processor's jtag_tdo/ejtag_tpc signal to the EJTAG connector (during EJTAG debugging) or to the other boundary scan testable IC's on the board (during boundary scan test). This separates the (high speed) ejtag_tpc information from the other IC's during EJTAG emulation/debugging; after emulation/debugging is finished, the jumpers can be set such that the processor is part of the boundary scan test chain: jtag_tdo/ejtag_tpc outputs its serial data to the next following jtag_tdi input and the jtag_tdo of the last IC in the chain gets connected to the EJTAG connector. A JTAG/Boundary Scan tester can then be hooked to this connector (Pins 1-10 is sufficient in this case).

> Since the EJTAG trace pins (ejtag_tpc, ejtag_pcst[2:0], ejtag_dclk) contain high speed data, the user shall take special care in the PCB layout of these signals. The EJTAG connector has to be placed close to the EJTAG pins of the processor chip; the PC Trace PCB tracks between connector and chip shall be short and preferably be of equal length.

> The EJTAG Probe shall have a female connector that is plugged into this Target Connector. The EJTAG Probe Connector PCB may also contain a (fast) buffer for the high-speed trace signals; this external buffer shall be capable of driving the (short) flat cable to the EJTAG Probe box.

Hot Plug-In of the EJTAG Probe to Target System

In order to allow hot plug (connection while power on) the jtag_trst, jtag_tdi / ejtag_dint, jtag_tms and jtag_tck should be tri-state in the EJTAG Probe when the connection is made to target. In this way, the connection will not reset the target board by accident, and the input signals to the target could then be driven high to the right level when the Vdd is known.

www.DataSheet4U.com

RC32300 CPU Core Enhancements to MIPS II ISA

Notes

Introduction

The RC32300 execution unit implements the Enhanced MIPS-II ISA. A superset of MIPS II, these architectural enhancements include the addition of a MIPS-IV prefetch operation that incorporates various hint subfields, conditional move instructions that are MIPS-IV compatible, additional integer multiply unit instructions, and two new instructions designed to enhance the performance levels of certain DSP algorithms.

These features combine to make the CPU well suited to applications that require high bandwidth, rapid computation, and/or DSP capability. A discussion of each new integer unit feature implemented in the RC32334 follows. General instruction set information can be found in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Prefetch (PREF)

In general, PREF is an advisory instruction that may change the performance of the program but will not cause addressing related exceptions. If the PREF instruction raises an exception condition, the exception condition is ignored.

If an addressing-related exception condition is raised and ignored, no data will be prefetched. In such a case, if no data is prefetched, some action that is not architecturally-visible—such as writeback of a dirty cache line or invalidate a cache line (in the case of "ignorehit" hint)—might take place.

PREF will not generate a memory operation for a location with an uncached memory access type. As noted in [Figure A.1](#page-376-0), the hint field supplies information about the way the data is expected to be used. For data movement, the MIPS IV PREF instruction is implemented with multiple hints.

26 25 n. ີ	$^{\circ}$	20 16	15
PREF 110011	base	hint	offset
		J	16

Figure A.1 Format of Prefetch Instruction

Format: PREF hint, offset(base)

Description: To form an effective byte address, PREF adds the 16-bit signed offset to the content of GPR base. It advises that data at the effective address may be used in the near future. The hint field supplies information about the way the data is expected to be used. The format of the Prefetch Instruction is shown in [Figure A.1](#page-376-0). [Figure A.2](#page-377-0) provides a diagram of the Prefetch operation flow.

Notes

www.DataSheet4U.com

Figure A.2 Flowchart for Prefetch Operation

The defined hint values and prefetch actions are listed in [Table A.1.](#page-377-1)

Table A.1 Value of Hint Field for the Prefetch Instruction

Notes **Operation:**

```
vAddr <-- GPR[base] + sign_extend(offset)
(pAddr, uncache) <-- Address Translation(vAddr, DATA, LOAD)
Prefetch(uncache, pAddr, vAddr, DATA, hint)
```
Exception: Reserved Instruction, if "Ignore hit" is used in User Mode.

Elimination of 64-bit instructions

When an instruction requests 64-bit data operations, the RC32334 signals a trap. This includes both the MIPS-III 64-bit instructions and the MIPS-II 64-bit coprocessor operations. The trap signal occurs in both user and kernel modes.

Conditional Move Operations

In addition to the prefetch instruction, the RC32300 core implements the conditional move instructions found in the MIPS-IV architecture.

Move Conditional on Not Zero

Format: MOVN rd, rs, rt

Description: If the value in rt is not equal to zero, then the content of rs is placed into rd.

Operation:

T: if $GPR[rt] \neq 0$ then $GPR[rd] \leftarrow GPR[rs]$

Exception: Reserved Instruction.

Move Conditional on Zero

Format: MOVZ rd, rs, rt

Description: If the value in rt is equal to zero, then the content of rs is placed into rd.

Operation:

 $T:$ if GPR[rt] = 0 then GPR[rd] <-- GPR[rs]

Exception: Reserved Instruction.

Instructions for DSP Support

The RC32300 CPU core adds new instructions to the MIPS II ISA, intended to enhance the performance of certain types of DSP algorithms. All of these extensions are supported in the Enhanced MIPS-II ISA.

Specifically, enhancements in the multiplier have been added to allow fast fused multiply-adds and multiply-subtracts. In addition, RC32300 CPU core adds the three operand multiply operations originally found in the 1st RC4650 and adds instructions to help normalize values (count-leading-1's or 0's).

Notes Multiply Add

Format: MAD rs, rt

Description: The content of general registers rs and rt are multiplied— treating both operands as 32-bit two's complement values—and the result is added to HI/LO. Overflow exceptions do not occur under any circumstances.

Once the operation is complete, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI.

Operation:

 $T:$ temp <-- (HI || LO) + GPR[rs] * GPR[rt] LO $\leftarrow -$ temp_{31..0} HI $---$ temp_{63..32}

Exception: None

П

Multiply Add Unsigned

Format: MADU rs, rt

Description: The content of general registers rs and rt are multiplied, treating both operands as 32-bit unsigned values, and the result is added to HI/LO. No overflow exception occur under any circumstances.

When the operation completes, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

Operation:

T: temp <-- $(HI || LO) + (0 || GPR[rs]) * (0 || GPR[rt])$ LO \leftarrow - temp_{31..0} HI <-- temp_{63..32}

Exception: None

Multiply Subtract

Format: MSUB rs, rt

Notes Description: The content of general registers rs and rt are multiplied, treating both operands as 32-bit two's complement values, and the result is subtracted from HI/LO. No overflow exception occur under any circumstances.

> When the operation is complete, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded into HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

Operation:

T: temp <-- $(HI \mid L0) - GPR[rs] * GPR[rt]$ LO <-- $temp_{31..0}$ HI \leftarrow temp_{63} \rightarrow

Exception: None

Multiply Subtract Unsigned

Format: MSUBU rs, rt

Description: The content of general registers rs and rt are multiplied, treating both operand as 32-bit unsigned values, and the result is subtracted from HI/LO. No overflow exception occur under any circumstances.

When the operation completes, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

Operation:

T: temp <-- (HI $||$ LO) - (0 $||$ GPR[rs]) * (0 $||$ GPR[rt]) LO <-- $temp_{31..0}$ HI <-- $temp_{63..32}$

Exception: None

Count Leading Zeros

Format: CLZ rs, rt

Description: The content of general register rs is scanned from the most significant bit to the least significant bit, and the number of leading zeros is written into general register rt. If no bits were set in general register rs, i.e. rs=0, the content of general register rt is 32.

Operation:

T: rt <-- Leading_zeros(rs)

Exception: None

Notes | Count Leading Ones

Format: CLO rs, rt

Description: The content of general register rs is scanned from most significant bit to least significant bit, the number of leading ones is written into general register rt. If no bits were cleared in general register rs, i.e. rs=0xffffffff, the content of general register rt is 32.

Operation:

T: rt <-- Leading_ones(rs)

Exception: None

www.DataSheet4U.com

Opcode Map

Notes

www.DataShee

www.DataSheet4U.com

The Timing of Cache **Operations**

Notes

Introduction

Cache holds a copy of recently read or written to memory data so that it can be quickly returned to the CPU. To double the effective cache-memory bandwidth, IDT CPUs implement separate on-chip instruction (I-cache) and data (D-cache) caches. Within the RC32334, both an I-cache and D-cache access can occur simultaneously; cache accesses take one processor clock to complete.

Information specific to the RC32334's cache organization and operation is provided in [Chapter 7](#page-118-0) of this manual.

Caveats About Cache Operations

- *All cycle counts are in processor cycles.*
- *All cache operations have a lower priority than cache misses, write backs and external requests. If the write back buffer contains unwritten data when a cache op is executed, the write back buffer will be retired before the cache op is started.*

If an instruction cache miss occurs at the same time a cache op is executed, the instruction cache miss will be handled first. Cache operations are mutually exclusive with respect to data cache misses. Before beginning any cache operation, external requests will be completed first.

- *For all data cache ops the cache op state machine waits for the store buffer and response buffer to empty before beginning the cache op. This can add 3 cycles to any data cache op if there is data in the response buffer or store buffer. The response buffer contains data from the last data cache miss that has not yet been written to the data cache. The store buffer contains delayed store data waiting to be written to the data cache.*
- *Cache ops of the form xxxx_Writeback_xxxx may perform a write back which will fill the write back buffer. Write backs can affect subsequent cache ops, since they will stall until the write back buffer is written back to memory. Cache ops which fill the write back buffer are noted as (writeback) in the following tables.*
- *All cycle counts are best case assuming no interference from the mechanisms described above.*

Cache Operations Tables

[Table C.1](#page-384-0) and [Table C.2](#page-385-0) show data cache and instruction cache operation's information. A detailed explanation of the Fill_I equation follows [Table C.2](#page-385-0).

Table C.1 Primary Data Cache Operations (Part 1 of 2)

www.DataSheet4U.com

Table C.1 Primary Data Cache Operations (Part 2 of 2)

Table C.2 Primary Instruction Cache Operations

Cache Operations Tables

Notes Fill_I Equation Definitions

The following definitions apply to the Fill_I equation listed in [Table C.2:](#page-385-0)

SYSDIV: Number of processor cycles per system cycle: range is between 2 and 8.

ML: Number of system cycles of memory latency, defined as the number of cycles the internal IP bus is driven by the external agent before the first word of data appears.

 D: Number of system cycles required to return the block of data, defined as the number of cycles beginning when the first word of data appears on the internal IP bus and ending when the last word of data appears on the internal IP bus, inclusive.

www.DataSheet4U.com

RC32334/RC32332 Standby Mode Operation

Notes

Introduction

The Standby Mode operation is a means of reducing the internal core's power consumption when the CPU is in a "standby" state. In this section, the Standby Mode operation is explained.

Power Management

The RC32334/RC32332 offers a number of features relevant to low-power systems, including low-power design, active power management, and a power-down operating mode.

Power Reduction Modes

The RISCore 32300 core is a static design, and products based on this core, such as the RC32334/ RC32332, offer various power reduction modes. In addition, the RISCore 32300 supports a "Wait" instruction that is designed to signal the chip's other resources that execution and clocking should be halted.

The "Wait" instruction (illustrated and defined below) is used to halt the internal pipeline thus dramatically reducing the power consumption of the CPU.

Format: WAIT

Description: Used to halt the internal pipeline and reduce the power consumption of the CPU.

Operation:

Exceptions: Coprocessor unusable exception.

Entering Standby Mode

To enter standby mode, first execute the WAIT instruction. When the WAIT instruction finishes the W pipe-stage, if the internal IP bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, some of the input pin clocks (cpu_int_n[5:4,2:0], cpu_nmi_n, cpu_coldreset_n, internal cpu_int_n[3]) will continue to run. In the RC32334/RC32332, the system controller peripherals will continue to run. However, no DMA operations can occur while the CPU core is in standby mode.

If the conditions are not correct when the WAIT instruction finishes the W pipe-stage (such as the internal IP bus is not idle), the WAIT is treated as a NOP. Once the CPU is in standby mode, any interrupt including the internally generated timer interrupt or the internal cpu int n[3]—will cause the CPU to exit standby mode. [Figure D.1](#page-389-0) illustrates the flow of the Standby Mode Operation.

www.DataSheet4U.com

Coprocessor 0 Hazards

Notes

Introduction

This appendix identifies the RC32300 CPU core specific coprocessor 0 hazards. Certain instruction combinations are not permitted because the results are unpredictable when combined with events such as pipeline delays, cache misses, interrupts and exceptions.

Most hazards result from instructions modifying and reading state in different pipeline stages. Such hazards are defined between pairs of instructions, not on any single instruction. Other hazards are associated with the restartability of instructions in the presence of exceptions.

Refer to the *IDT MIPS Microprocessor Family Software Developer's Guide* for information about MIPS ISA hazards.

List of Hazards

RC32334/RC32332 CP0 hazards are as follows:

- A mtc0 followed by a mfc0 is undefined. A one instruction delay between mtc0 and mfc0 is needed for proper operation. This rule applies when the destination of the first instruction is the same as the source of the second instruction. See Example #1 below.
- When DWatch is enabled, the two instructions immediately following may not be checked for a match with the watch value.
- When IWatch is enabled, the five instructions that follow may not be checked for a match with the I match value.
- When bit 23 of the Status register is changed, refills to set A may not be disabled until five instructions later.
- When bit 24 of the Status register is changed, refills to set A may not be disabled until three instructions later.
- Cannot clear UM, ERL, and EXL simultaneously. Must clear UM first, then ERL and EXL can be cleared simultaneously.
- A minimum of two NOP instructions should be inserted between the ERET instruction and the MTC0 instruction to ensure the EXL and ERL bits are changed correctly. See Example #2 below.

Example #1:

This instruction sequence will lead to an undefined result:

mtc0 r1, C0 SR

mfc0 k0, C0 SR

This instruction sequence will lead to the intended result:

mtc0 r1, C0_SR

mfc0 k0, C0_EPC

Example #2:

MTC0 CO_STATUS, R5

NOP

NOP

ERET

www.DataSheet4U.com

79RC32334/332 User Reference Manual F - 2 السابق السابق العربية المسابق العربية المسابق المسابق السابق المسابق
WWW.DataSheet4U.com

Integer Multiply Scheduling

Notes

Introduction

Integer multiply performance is substantially enhanced in the RC32334. The RC32300 CPU core adds a **MAD** instruction (multiply-accumulate, with **HI** and **LO** as the accumulator). Multiply performance is 2 cycles repeat, 3 cycles of latency for 16-bit operands (-2**16** to 2**16**-1).

The **MAD** (multiply/add), **MADU** (multiply/add unsigned) MSUB (multiply/subtract) and MSUBU (multiply/subtract unsigned) are defined as follows, where **HI** and **LO** act as a 64-bit accumulator. These instructions do not trap on addition overflow.

In addition, the RC32300 CPU core implements another new multiply opcode that allows the multiply result to be returned directly to the primary register file:

After executing this instruction, the **HI** and **LO** registers are undefined. For 16-bit operands, the latency of **MUL** is 3 cycles, with a repeat rate of 2 cycles. The **MUL** instruction will also unconditionally slip or stall for all but 2 cycles of its latency.

The performance of integer multiply and divide is summarized in [Table F.1](#page-393-0).

www.DataSheet4U.com

Table F.1 Integer Multiply and Divide Performance

As a special case, a MAD or MADU that is followed by a MUL instruction has one additional cycle of repeat above the value specified in the table.

In the RC4700, the MFLO and MFHI instructions do not make their results available immediately. If the RC4700 instruction references the MFLO/MFHI destination, then a 1-cycle slip will occur; however, on the RC32300 CPU core, the result is available immediately and there is no slip.

RC32332 Differences

Notes

Introduction

 Generally, the information contained in this manual applies equally to both the RC32334 and the RC32332. Differences between the two devices are noted in this appendix and in occasional notes and footnotes throughout the manual.

The RC32332 is based on the same die as the RC32334, except that the RC32332 is housed in a 208 quad flat pack (QFP) package instead of the 256 ball grid array package used by the RC32334.

The QFP package option enables IDT to provide the solution at a lower cost point than the RC32334, but the reduced number of package connections means that certain features originally included in the RC32334 are reduced or removed from the RC32332.

Differences in Features

[Table G.1](#page-394-0) lists the differences in features between the RC32332 and RC32334.

Table G.1 Feature Set Comparison Between RC32332 and RC32334

Memory Controller

The RC32332 maps out fewer memory address lines—mem_addr[22:2] instead of mem_addr[25:2]. Therefore, with the RC32332, the maximum external memory size that can be supported for each individual chip select is 8MB.

PCI Controller On-chip Arbiter

The on-chip bus arbiter in the RC32332 supports two external bus masters: pci_req_n[0] and pci_req_n[2]. References in this manual to pci_req_n[1] do not apply to the RC32332.

PCI Controller Device ID

On the RC32332, it is recommended that the PCI Device ID be written as 0205h, either through the configuration register interface, or, if in the PCI Boot Mode, through the PCI Boot EEPROM. Using the recommended value will distinguish the controller from the RC32334. The default for the RC32332 is 204h, the same value as for the RC32334. For more details, see ["Device ID Register" on page 12-26.](#page-231-0)

Notes | DMA Controller Flow Control

On the RC32332, there is one flow control signal, dma_ready_n[0] for DMA Channel 0. On the RC32334, there are two flow control signals, dma_ready_n[1:0] for DMA Channels 1 & 0. For more details, see [Chapter 13](#page-240-0).

PIO Controller Signals

The following 8 PIO signals are not available on the RC32332: uart_rts_n[0], uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], uart_rx[1], uart_tx[1], timer_tc_n[0], and dma_ready_n[1]. For more details, see [Chapter 15](#page-278-0).

The following two tables summarize the differences between PIO pin names in the RC32334 and RC32332.

Table G.2 PIO [Data/Direction/Function Select] Register 0 Comparison

Table G.3 PIO [Data/Direction/Function Select] Register 1 Comparison

www.DataSheet4U.com
Notes | TIMER Controller Signal

On the RC32332, the timer overflow/gate signal, timer_tc_n[0] is not present. For more details, see [Chapter 16.](#page-290-0)

Interrupt Lines

The RC32332 maps out one less interrupt line to the external pads. The RC32332 has two external interrupt lines available (cpu int n[1:0]) in addition to the NMI line. All references in this manual to the additional interrupt lines in the RC32334 (cpu_int_n[5:4], cpu_int_n[2]) do not apply to the RC32332.

UART Interface

The RC32332 has only one serial port (UART0). All features in this user manual referencing UART1 should be ignored if the designer is planning to use the RC32332. Additionally, for UART0, all of the modem signals that were bonded out to the external pads in the RC32334—Request to Send (RTS), Clear to Send (CTS), Data Terminal Ready (DTR), and Data Set Ready (DSR)—are not accessible on the RC32332 pins. Therefore, the programming of these bits in the modem control registers does not perform any usable function in the RC32332.

Internal Bus Interface SysID Register

The value for the RC32332 that is programmed in bits 19:8 is 004h. For more details, refer to ["SysID](#page-141-0) [Register" on page 8-14](#page-141-0).

JTAG DEVICE_ID Register

The value for the RC32332 that is programmed in the Part Number field, bits 27:12, is 001Ah. For more details, see section DEVICEID in Chapter 20.

JTAG Boundary Scan Cells

The RC32332 has 303 boundary scan cells as described in its BSDL file. The RC32334 has 330 boundary scan cells, as described in its BSDL file.

Electrical / Pinout

See the RC32332 data sheet for information on the AC, DC, and thermal characteristics, and device pinout.

Pin Description Table

The following table lists the pins provided on the RC32332. Note that those pin names followed by "_n" are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Table 21.26 Pin Description for RC32332 (Part 1 of 6)

Table 21.26 Pin Description for RC32332 (Part 2 of 6)

SDRAM Control Interface

Table 21.26 Pin Description for RC32332 (Part 3 of 6)

Table 21.26 Pin Description for RC32332 (Part 5 of 6)

Table 21.26 Pin Description for RC32332 (Part 6 of 6)

Logic Diagram

The logic diagram of the RC32332 differs from that of the RC32334.

IDT.

Symbols

E

Index

\mathbf{L}

S

Index

www.DataSheet4U.com