www.DataSheet4U.com



PIC18FXX8 Data Sheet

28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module

© 2004 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our ¹⁴ products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN

High-Performance RISC CPU:

- Linear program memory addressing up to 2 Mbytes
- · Linear data memory addressing to 4 Kbytes
- www.DataSheet4U.com Up to 10 MIPS operation
 - DC 40 MHz clock input
 - 4 MHz-10 MHz oscillator/clock input with PLL active
 - 16-bit wide instructions, 8-bit wide data path
 - · Priority levels for interrupts
 - 8 x 8 Single-Cycle Hardware Multiplier

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Capture/Compare/PWM (CCP) modules; CCP pins can be configured as:
 - Capture input: 16-bit, max resolution 6.25 ns
 - Compare: 16-bit, max resolution 100 ns (TCY)
 - PWM output: PWM resolution is 1 to 10-bit Max. PWM freq. @:8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
- Enhanced CCP module which has all the features of the standard CCP module, but also has the following features for advanced motor control:
 - 1, 2 or 4 PWM outputs
 - Selectable PWM polarity
 - Programmable PWM dead time
- Master Synchronous Serial Port (MSSP) with two modes of operation:
 - 3-wire SPI™ (Supports all 4 SPI modes)
 - I²C[™] Master and Slave mode
- Addressable USART module:
 - Supports interrupt-on-address bit

Advanced Analog Features:

- 10-bit, up to 8-channel Analog-to-Digital Converter module (A/D) with:
 - Conversion available during Sleep
- Up to 8 channels available
- Analog Comparator module:
 - Programmable input and output multiplexing
- Comparator Voltage Reference module
- Programmable Low-Voltage Detection (LVD) module:
 Supports interrupt-on-Low-Voltage Detection
- Programmable Brown-out Reset (BOR)

CAN bus Module Features:

- · Complies with ISO CAN Conformance Test
- Message bit rates up to 1 Mbps
- Conforms to CAN 2.0B Active Spec with:
 - 29-bit Identifier Fields
 - 8-byte message length
 - 3 Transmit Message Buffers with prioritization
 - 2 Receive Message Buffers
 - 6 full, 29-bit Acceptance Filters
 - Prioritization of Acceptance Filters
 - Multiple Receive Buffers for High Priority Messages to prevent loss due to overflow
 - Advanced Error Management Features

Special Microcontroller Features:


- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator
- Programmable code protection
- Power-saving Sleep mode
- Selectable oscillator options, including:
 - 4x Phase Lock Loop (PLL) of primary oscillator
 Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Flash Technology:

- Low-power, high-speed Enhanced Flash technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges

	Prog	Iram Memory	Data	Memory			ors	MSSP				
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-bit A/D (ch)	Comparato	CCP/ ECCP (PWM)	SPI™	Master I ² C™	USART	Timers 8/16-bit
PIC18F248	16K	8192	768	256	22	5	_	1/0	Y	Y	Y	1/3
PIC18F258	32K	16384	1536	256	22	5	_	1/0	Y	Y	Y	1/3
PIC18F448	16K	8192	768	256	33	8	2	1/1	Y	Y	Y	1/3
PIC18F458	32K	16384	1536	256	33	8	2	1/1	Y	Y	Y	1/3

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	17
3.0	Reset	25
4.0	Memory Organization	37
5.0	Data EEPROM Memory	59
6.0	Flash Program Memory	65
7.0	8 x 8 Hardware Multiplier	75
8.0	Interrupts	77
9.0	I/O Ports	93
10.0	Parallel Slave Port	107
11.0	Timer0 Module	109
12.0	Timer1 Module	113
13.0	Timer2 Module	117
14.0	Timer3 Module	119
	Capture/Compare/PWM (CCP) Modules	
16.0	Enhanced Capture/Compare/PWM (ECCP) Module	131
	Master Synchronous Serial Port (MSSP) Module	
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	183
	CAN Module	
20.0	Compatible 10-Bit Analog-to-Digital Converter (A/D) Module	241
21.0	Comparator Module	249
22.0	Comparator Voltage Reference Module	255
	Low-Voltage Detect	
24.0	Special Features of the CPU	265
25.0	Instruction Set Summary	281
26.0	Development Support	323
	Electrical Characteristics	
28.0	DC and AC Characteristics Graphs and Tables	361
29.0	Packaging Information	377
Appe	ndix A: Data Sheet Revision History	385
Appe	ndix B: Device Differences	385
	ndix C: Device Migrations	
Appe	ndix D: Migrating From Other PICmicro [®] Devices	386
Index	۲	387
On-Li	ine Support	397
	ems Information and Upgrade Hot Line	
Read	ler Response	398
PIC1	8FXX8 Product Identification System	399

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

vww.DataSheet4U.com

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F248
- PIC18F258
- PIC18F448
- PIC18F458

These devices are available in 28-pin, 40-pin and 44-pin packages. They are differentiated from each other in four ways:

 PIC18FX58 devices have twice the Flash program memory and data RAM of PIC18FX48
 devices (32 Kbytes and 1536 bytes vs. 16 Kbytes and 768 bytes, respectively).

- 2. PIC18F2X8 devices implement 5 A/D channels, as opposed to 8 for PIC18F4X8 devices.
- 3. PIC18F2X8 devices implement 3 I/O ports, while PIC18F4X8 devices implement 5.
- 4. Only PIC18F4X8 devices implement the Enhanced CCP module, analog comparators and the Parallel Slave Port.


All other features for devices in the PIC18FXX8 family, including the serial communications modules, are identical. These are summarized in Table 1-1.


Block diagrams of the PIC18F2X8 and PIC18F4X8 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2.

Features		PIC18F248	PIC18F258	PIC18F448	PIC18F458	
Operating Fre	equency	DC – 40 MHz				
Internal	Bytes	16K	32K	16K	32K	
Program Memory	# of Single-Word Instructions	8192	16384	8192	16384	
Data Memory	(Bytes)	768	1536	768	1536	
Data EEPRO	M Memory (Bytes)	256	256	256	256	
Interrupt Sour	rces	17	17	21	21	
I/O Ports		Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E	
Timers		4	4	4	4	
Capture/Comp	pare/PWM Modules	1	1	1	1	
Enhanced Ca PWM Module	apture/Compare/ es	_	_	1	1	
Serial Comm	unications	MSSP, CAN, Addressable USART	MSSP, CAN, Addressable USART	MSSP, CAN, Addressable USART	MSSP, CAN, Addressable USART	
Parallel Communications (PSP)		No	No	Yes	Yes	
10-bit Analog-to-Digital Converter		5 input channels	5 input channels	8 input channels	8 input channels	
Analog Compa	arators	No	No	2	2	
Analog Compa	arators VREF Output	N/A	N/A	Yes	Yes	
Resets (and I	Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)				
Programmable	e Low-Voltage Detect	Yes	Yes	Yes	Yes	
Programmabl	le Brown-out Reset	Yes	Yes	Yes	Yes	
CAN Module		Yes	Yes	Yes	Yes	
In-Circuit Seri (ICSP™)	ial Programming™	Yes	Yes	Yes	Yes	
Instruction Se	et	75 Instructions	75 Instructions	75 Instructions	75 Instructions	
Packages		28-pin SPDIP 28-pin SOIC	28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin PLCC 44-pin TQFP	40-pin PDIP 44-pin PLCC 44-pin TQFP	

TABLE 1-1: PIC18FXX8 DEVICE FEATURES







	Pin Number							
Pin Name	PIC18F248/258 PIC18F448/458				Pin Type	Buffer Type	Description	
	SPDIP, SOIC	PDIP	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
MCLR/Vpp MCLR	1	1	18	2	I	ST	Master Clear (input) or programming voltage (output). Master Clear (Reset) input. This pin is an active low Rese to the device.	
Vpp					Р		Programming voltage input.	
NC U.com	—	—	12, 13, 33, 34	1, 17, 28, 40	—	—	These pins should be left unconnected.	
OSC1/CLKI OSC1 CLKI	9	13	30	14	I	CMOS/ST CMOS	Oscillator crystal or external cloc input. Oscillator crystal input or external clock source input. S buffer when configured in RC mode; otherwise, CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/ CLKI, OSC2/CLKO pins).	
OSC2/CLKO/RA6 OSC2	10	14	31	15	0	_	Oscillator crystal or clock output Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillato mode.	
CLKO					0		In RC mode, OSC2 pin outpu CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6					I/O	TTL	General purpose I/O pin.	
			/IOS leve	els		g = Analo = Outpu		

TABLE 1-2: PIC18FXX8 PINOUT I/O DESCRIPTIONS

	Pi	n Numb	ber				
Pin Name	PIC18F248/258 PIC18F			458	Pin Type	Buffer Type	Description
	SPDIP, SOIC	PDIP	TQFP	PLCC	-76-5	- 77	
							PORTA is a bidirectional I/O por
RA0/AN0/Cvref RA0 AN0 Cvref	2	2	19	3	I/O I O	TTL Analog Analog	Digital I/O. Analog input 0. Comparator voltage referenc output.
RA1/AN1 RA1 AN1	3	3	20	4	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/Vref- RA2 AN2 Vref-	4	4	21	5	I/O 	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (Low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	5	22	6	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI RA4 T0CKI	6	6	23	7	I/O I	TTL/OD ST	Digital I/O – open-drain whe configured as output. Timer0 external clock input.
RA5/AN4/SS/LVDIN RA5 AN4 SS LVDIN	7	7	24	8	I/O 	TTL Analog ST Analog	Digital I/O. Analog input 4. SPI™ slave select input. Low-Voltage Detect input.
RA6							See the OSC2/CLKO/RA6 p
Legend: TTL = TT			MOS leve	els		g = Analo = Outpu	S compatible input or output g input

TABLE 1-2: PIC18FXX8 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pi	n Numb	er		Pin	_		
Pin Name	PIC18F248/258 PIC18F448/458					Buffer Type	Description	
	SPDIP, SOIC	PDIP	TQFP	PLCC	Туре	1960		
							PORTB is a bidirectional I/O por PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0 RB0 INT0	21	33	8	36	I/O I	TTL ST	Digital I/O. External interrupt 0.	
RB1/INT1 RB1 INT1	22	34	9	37	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/CANTX/INT2 RB2 CANTX INT2	23	35	10	38	I/O O I	TTL TTL ST	Digital I/O. Transmit signal for CAN bus External interrupt 2.	
RB3/CANRX RB3 CANRX	24	36	11	39	I/O I	TTL TTL	Digital I/O. Receive signal for CAN bus.	
RB4	25	37	14	41	I/O	TTL	Digital I/O. Interrupt-on-change pin.	
RB5/PGM RB5	26	38	15	42	I/O	TTL	Digital I/O.	
PGM					I	ST	Interrupt-on-change pin. Low-voltage ICSP™ programming enable.	
RB6/PGC RB6	27	39	16	43	I/O	TTL	Digital I/O. In-Circuit Debugger pin.	
PGC					I	ST	Interrupt-on-change pin. ICSP programming clock.	
RB7/PGD RB7	28	40	17	44	I/O	TTL	Digital I/O. In-Circuit Debugger pin. Interrupt-on-change pin.	
PGD					I/O	ST	ICSP programming data.	
I = In	chmitt Trigger inpu		/IOS leve	els		g = Analo = Ουtρι		

TABLE 1-2: PIC18FXX8 PINOUT I/O DESCRIPTIONS (CONTINUED)

TABLE 1-2:	PIC18FXX8 PINOUT I/O DESCRIPTIONS (CO	ONTINUED)

	Pi	n Numb	er			_	
Pin Name	PIC18F248/258	PIC	:18F448/	458	Pin Type	Buffer Type	Description
	SPDIP, SOIC	PDIP	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
RC0/T1OSO/T1CKI	11	15	32	16			PORTC is a bidirectional I/O port.
RC0 T1OSO T1CKI					I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI RC1 T1OSI	12	16	35	18	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	13	17	36	19	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK	14	18	37	20	I/O I/O	ST ST	Digital I/O. Synchronous serial clock
SCL					I/O	ST	input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI/SDA RC4 SDI SDA	15	23	42	25	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	16	24	43	26	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX	17	25	44	27	I/O O	ST —	Digital I/O. USART asynchronous
СК					I/O	ST	transmit. USART synchronous clock (see RX/DT).
RC7/RX/DT RC7 RX DT	18	26	1	29	I/O I I/O	ST ST ST	Digital I/O. USART asynchronous receive USART synchronous data (see TX/CK).
			MOS leve	els		g = Analo = Outpu	

	Pi	n Numb	er		Pin			
Pin Name	PIC18F248/258 PIC18F448/458					Buffer Type	Description	
	SPDIP, SOIC	PDIP TQFP PLC		PLCC	Туре	1990		
RD0/PSP0/C1IN+		19	38	21			PORTD is a bidirectional I/O port These pins have TTL input buffer when external memory is enable	
RD0 PSP0 C1IN+		15	30	21	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input.	
RD1/PSP1/C1IN- RD1 PSP1 C1IN-	_	20	39	22	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input.	
RD2/PSP2/C2IN+ RD2 PSP2 C2IN+	_	21	40	23	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input.	
RD3/PSP3/C2IN- RD3 PSP3 C2IN-	_	22	41	24	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input.	
RD4/PSP4/ECCP1/ P1A RD4 PSP4 ECCP1 P1A	_	27	2	30	I/O I/O I/O O	ST TTL ST —	Digital I/O. Parallel Slave Port data. ECCP1 capture/compare. ECCP1 PWM output A.	
RD5/PSP5/P1B RD5 PSP5 P1B	_	28	3	31	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. ECCP1 PWM output B.	
RD6/PSP6/P1C RD6 PSP6 P1C	_	29	4	32	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. ECCP1 PWM output C.	
RD7/PSP7/P1D RD7 PSP7 P1D	_	30	5	33	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output D.	
	L compatible inpu nmitt Trigger inpu		MOS leve	els		S = CMOS g = Analo	S compatible input or output	
I = Inp					0	= Outpu		

Р

= Power

= Open-Drain (no P diode to VDD) OD

	Pin Number			Pin				
Pin Name F	PIC18F248/258 PIC18F448/458					Buffer Type	Description	
	SPDIP, SOIC	C PDIP TQFP PLCC		PLCC	Туре			
RE0/AN5/RD RE0 AN5 RD	_	8	25	9	I/O 	ST Analog TTL	PORTE is a bidirectional I/O port Digital I/O. Analog input 5. Read control for Parallel Slav	
RE1/AN6/WR/C1OUT RE1 AN6	_	9	26	10	I/O I	ST Analog	Port (see WR and CS pins). Digital I/O. Analog input 6.	
WR C1OUT					ı I O	TTL	Write control for Parallel Slav Port (see CS and RD pins). Comparator 1 output.	
RE2/AN7/ CS /C2OUT RE2 <u>AN</u> 7 CS	_	10	27	11	I/O 	ST Analog TTL	Digital I/O. Analog input 7. Chip select control for Parall Slave Port (see RD and WR pins).	
C2OUT					0	Analog	Comparator 2 output.	
Vss	19, 8	12, 31	6, 29	13, 34	—	_	Ground reference for logic and I/O pins.	
Vdd	20	11, 32	7, 28	12, 35	—		Positive supply for logic and I/O pins.	

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

Analog = Analog input 0

= Output = Open-Drain (no P diode to VDD) OD

NOTES:

vww.DataSheet4U.com

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18FXX8 can be operated in one of eight oscillator modes, programmable by three configuration bits (FOSC2, FOSC1 and FOSC0).

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HS4 High-Speed Crystal/Resonator with PLL enabled
- www.DataSheet4U.cor5. RC External Resistor/Capacitor
 - 6. RCIO External Resistor/Capacitor with I/O pin enabled
 - 7. EC External Clock
 - 8. ECIO External Clock with I/O pin enabled

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HS4 (PLL) Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin, as shown in Figure 2-3 and Figure 2-4.

The PIC18FXX8 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 2-1: CERAMIC RESONATORS

	Ranges Tested:								
Mode	Mode Freq OSC1								
XT	455 kHz 2.0 MHz 4.0 MHz	68-100 pF 15-68 pF 15-68 pF							
HS	8.0 MHz 16.0 MHz	10-68 pF 10-22 pF	10-68 pF 10-22 pF						
	These values are for design guidance only. See notes following Table 2-2.								
	Resonators Used:								
455 kHz	Panasonic E	FO-A455K04B	±0.3%						

455 kHz	Panasonic EFO-A455K04B	±0.3%				
2.0 MHz	2.0 MHz Murata Erie CSA2.00MG					
4.0 MHz	Murata Erie CSA4.00MG	±0.5%				
8.0 MHz	±0.5%					
16.0 MHz Murata Erie CSA16.00MX ±0.5%						
All resonators used did not have built-in capacitors.						

TABLE 2-2: CAPACITOR SELECTION FOR **CRYSTAL OSCILLATOR**

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32.0 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1.0 MHz	15 pF	15 pF
	4.0 MHz	15 pF	15 pF
HS	4.0 MHz	15 pF	15 pF
	8.0 MHz	15-33 pF	15-33 pF
U.com	20.0 MHz	15-33 pF	15-33 pF
	25.0 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes on this page.

Crystals Used

32.0 kHz	Epson C-001R32.768K-A	±20 PPM
200 kHz	STD XTL 200.000KHz	±20 PPM
1.0 MHz	ECS ECS-10-13-1	±50 PPM
4.0 MHz	ECS ECS-40-20-1	±50 PPM
8.0 MHz	EPSON CA-301 8.000M-C	±30 PPM
20.0 MHz	EPSON CA-301 20.000M-C	±30 PPM

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.


2.3 **RC Oscillator**

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-2 shows how the RC combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

Note:	If the oscillator frequency divided by 4
	signal is not required in the application, it
	is recommended to use RCIO mode to
	save current.

FIGURE 2-2: **RC OSCILLATOR MODE**




The RCIO Oscillator mode functions like the RC mode. except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

2.4 **External Clock Input**

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

www.DataSheet4U.corFIGURE 2-3: **EXTERNAL CLOCK INPUT OPERATION (EC OSC**




The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. Figure 2-4 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-4:

OPERATION (ECIO CONFIGURATION)

EXTERNAL CLOCK INPUT



HS4 (PLL) 2.5

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high-frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC2:FOSC0 configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out referred to as TPLL.




FIGURE 2-5: PLL BLOCK DIAGRAM


2.6 Oscillator Switching Feature

The PIC18FXX8 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. For the PIC18FXX8 devices, this alternate clock source is the Timer1 oscillator. If a low-frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a Low-Power Execution mode. Figure 2-6 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration register, CONFIG1H, to a '0'. Clock switching is disabled in an erased device. See Section 12.2 "Timer1 Oscillator" for further details of the Timer1 oscillator and Section 24.1 "Configuration Bits" for Configuration register details.

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON register), controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator selected by the FOSC2:FOSC0 configuration bits. When the SCS bit is set, the system clock source comes from the Timer1 oscillator. The SCS bit is cleared on all forms of Reset.

Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON). If the Timer1 oscillator is not enabled, any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator continues to be the system clock source.



REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
_	_	—	—	—	—	_	SCS
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SCS: System Clock Switch bit

When \overline{OSCSEN} configuration bit = $\underline{0}$ and T1OSCEN bit is set:

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN is clear or T1OSCEN is clear: Bit is forced clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


2.6.2 OSCILLATOR TRANSITIONS

The PIC18FXX8 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.


Figure 2-7 shows a timing diagram indicating the transition from the main oscillator to the Timer1 oscillator. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles. The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.

If the main oscillator is configured for an external crystal (HS, XT, LP), the transition will take place after an oscillator start-up time (Tost) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes is shown in Figure 2-8.










If the main oscillator is configured for HS4 (PLL) mode, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS4 mode is shown in Figure 2-9. If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes is shown in Figure 2-10.






FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)

2.7 Effects of Sleep Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The user can wake from Sleep through external Reset, Watchdog Timer Reset or through an interrupt.

2.8 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply and clock are stable. For additional information on Reset operation, see **Section 3.0 "Reset"**.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of TPWRT (parameter #D033) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable.

With the PLL enabled (HS4 Oscillator mode), the timeout sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: the PWRT time-out is invoked after a POR time delay has expired, then the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) to allow the PLL ample time to lock to the incoming clock frequency.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating	Configured as PORTA, bit 6
EC	Floating	At logic low
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 3-1 in Section 3.0 "Reset" for time-outs due to Sleep and MCLR Reset.

NOTES:

vww.DataSheet4U.com

3.0 RESET

The PIC18FXX8 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset during normal operation
- e) Programmable Brown-out Reset (PBOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset" state on Power-on Reset, $\overline{\text{MCLR}}$, WDT Reset, Brownout Reset, $\overline{\text{MCLR}}$ Reset during Sleep and by the RESET instruction.


Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR are set or cleared differently in different Reset situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the Reset. See Table 3-3 for a full description of the Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

A WDT Reset does not drive MCLR pin low.

FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when a VDD rise is detected. To take advantage of the POR circuitry, connect the MCLR pin directly (or through a resistor) to VDD. This eliminates external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (refer to parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.


3.2 MCLR

PIC18FXX8 devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin differs from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both Resets and current draws outside of device specification during the Reset event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

3.3 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33), only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit (PWRTEN in CONFIG2L register) is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameter #33 for details.

3.4 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This additional delay ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HS4 modes and only on Power-on Reset or wake-up from Sleep.

3.5 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

3.6 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set), the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation resets the chip. A Reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in Reset an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.7 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired, then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXX8 device operating in parallel.

Table 3-2 shows the Reset conditions for some Special Function Registers, while Table 3-3 shows the Reset conditions for all registers.

TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS

 Oscillator	Power-up	(2)		Wake-up from
Configuration	PWRTEN = 0	PWRTEN = 1	Brown-out ⁽²⁾	Sleep or Oscillator Switch
HS with PLL enabled ⁽¹⁾	72 ms + 1024 Tosc + 2 ms	1024 Tosc + 2 ms	72 ms + 1024 Tosc + 2 ms	1024 Tosc + 2 ms
HS, XT, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc
EC	72 ms	_	72 ms	—
External RC	72 ms	_	72 ms	—

Note 1: 2 ms = Nominal time required for the 4x PLL to lock.

2: 72 ms is the nominal Power-up Timer delay.

REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1
IPEN	_	—	RI	TO	PD	POR	BOR
bit 7							bit 0

TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 110q	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	00 011q	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	00 011q	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	00 011q	u	u	u	1	1	u	1
Stack Underflow Reset during normal operation	0000h	00 011q	u	u	u	1	1	1	u
MCLR Reset during Sleep	0000h	00 011q	u	1	0	u	u	u	u
WDT Reset	0000h	00 011q	u	0	1	u	u	u	u
WDT Wake-up	PC + 2	01 101q	u	0	0	u	u	u	u
Brown-out Reset	0000h	01 110q	1	1	1	u	0	u	u
Interrupt wake-up from Sleep	PC + 2 ⁽¹⁾	01 101q	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (000008h or 000018h).




FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2








TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Applicable	Devices	Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	PIC18F2X8	PIC18F4X8	0 0000	0 0000	0 uuuu (3)	
TOSH	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	PIC18F2X8	PIC18F4X8	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	PIC18F2X8	PIC18F4X8	0 0000	0 0000	u uuuu	
PCLATH	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu	
PCL	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	PIC18F2X8	PIC18F4X8	00 0000	00 0000	uu uuuu	
TBLPTRH	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu	
TABLAT	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu	
PRODH	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PRODL	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INTCON	PIC18F2X8	PIC18F4X8	x000 0000x	0000 000u	uuuu uuuu (1)	
INTCON2	PIC18F2X8	PIC18F4X8	1111-1	1111-1	uuuu-u (1)	
INTCON3	PIC18F2X8	PIC18F4X8	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
POSTINC0	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
POSTDEC0	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
PREINC0	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
PLUSW0	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
FSR0H	PIC18F2X8	PIC18F4X8	xxxx	uuuu	uuuu	
FSR0L	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
WREG	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INDF1	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
POSTINC1	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
POSTDEC1	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
PREINC1	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	
PLUSW1	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

Register	Applicable	e Devices	IONS FOR ALL REG Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
FSR1H	PIC18F2X8	PIC18F2X8 PIC18F4X8			
FSR1L	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
BSR	PIC18F2X8	PIC18F4X8	0000	0000	uuuu
INDF2	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A
POSTINC2	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A
POSTDEC2	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A
PREINC2	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A
PLUSW2	PIC18F2X8	PIC18F4X8	N/A	N/A	N/A
FSR2H	PIC18F2X8	PIC18F4X8	xxxx	uuuu	uuuu
FSR2L	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
STATUS	PIC18F2X8	PIC18F4X8	x xxxx	u uuuu	u uuuu
TMR0H	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
TMR0L	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TOCON	PIC18F2X8	PIC18F4X8	1111 1111	1111 1111	uuuu uuuu
OSCCON	PIC18F2X8	PIC18F4X8	0	0	u
LVDCON	PIC18F2X8	PIC18F4X8	00 0101	00 0101	uu uuuu
WDTCON	PIC18F2X8	PIC18F4X8	0	0	u
RCON ⁽⁴⁾	PIC18F2X8	PIC18F4X8	01 110q	00 011q	01 101q
TMR1H	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR1L	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	PIC18F2X8	PIC18F4X8	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
PR2	PIC18F2X8	PIC18F4X8	1111 1111	1111 1111	1111 1111
T2CON	PIC18F2X8	PIC18F4X8	-000 0000	-000 0000	-uuu uuuu
SSPBUF	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
SSPCON1	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
SSPCON2	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
ADRESH	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADRESL	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	PIC18F2X8	PIC18F4X8	0000 00-0	0000 00-0	uuuu uu-u

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

Register	Applicable Device	s Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
ADCON1	PIC18F2X8 PIC18F4	X8 00 0000		
CCPR1H	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	PIC18F2X8 PIC18F4	X800 0000	00 0000	uu uuuu
ECCPR1H	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
ECCPR1L	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
ECCP1CON	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	0000 0000
ECCP1DEL	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	0000 0000
ECCPAS	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	0000 0000
CVRCON	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
CMCON	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
TMR3H	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	PIC18F2X8 PIC18F4	X8 0000 0000	uuuu uuuu	uuuu uuuu
SPBRG	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
RCREG	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
TXREG	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
TXSTA	PIC18F2X8 PIC18F4	X8 0000 -010	0000 -010	uuuu -uuu
RCSTA	PIC18F2X8 PIC18F4	X8 0000 000x	0000 000u	uuuu uuuu
EEADR	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATA	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON2	PIC18F2X8 PIC18F4	X8 xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON1	PIC18F2X8 PIC18F4	X8 xx-0 x000	uu-0 u000	uu-0 u000
IPR3	PIC18F2X8 PIC18F4	X8 1111 1111	1111 1111	uuuu uuuu
PIR3	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
PIE3	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu
IPR2	PIC18F2X8 PIC18F4	X8 -1-1 1111	-1-1 1111	-u-u uuuu
PIR2	PIC18F2X8 PIC18F4	X8 -0-0 0000	-0-0 0000	-u-u uuuu (1)
PIE2	PIC18F2X8 PIC18F4	X8 -0-0 0000	-0-0 0000	-u-u uuuu
IPR1	PIC18F2X8 PIC18F4	X8 1111 1111	1111 1111	uuuu uuuu
PIR1	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu (1)
PIE1	PIC18F2X8 PIC18F4	X8 0000 0000	0000 0000	uuuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for Reset value for specific condition.

5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TRISE	PIC18F2X8 P	PIC18F4X8	0000 -111	0000 -111	uuuu -uuu
TRISD	PIC18F2X8 P	PIC18F4X8	1111 1111	1111 1111	uuuu uuuu
TRISC	PIC18F2X8 P	PIC18F4X8	1111 1111	1111 1111	uuuu uuuu
TRISB	PIC18F2X8 P	PIC18F4X8	1111 1111	1111 1111	սսսս սսսս
TRISA ⁽⁵⁾	PIC18F2X8 P	PIC18F4X8	-111 1111 (5)	-111 1111 (5)	-uuu uuuu (5)
LATE	PIC18F2X8 F	PIC18F4X8	xxx	uuu	uuu
LATD	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATC	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATB	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATA ⁽⁵⁾	PIC18F2X8 P	PIC18F4X8	-xxx xxxx(5)	-uuu uuuu (5)	-uuu uuuu (5)
PORTE	PIC18F2X8 P	PIC18F4X8	xxx	000	uuu
PORTD	PIC18F2X8 P	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTC	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTB	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA ⁽⁵⁾	PIC18F2X8 P	PIC18F4X8	-x0x 0000 (5)	-u0u 0000 (5)	-uuu uuuu (5)
TXERRCNT	PIC18F2X8 F	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
RXERRCNT	PIC18F2X8 F	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
COMSTAT	PIC18F2X8 F	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
CIOCON	PIC18F2X8 F	PIC18F4X8	00	00	uu
BRGCON3	PIC18F2X8 F	PIC18F4X8	-0000	-0000	-uuuu
BRGCON2	PIC18F2X8 F	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
BRGCON1	PIC18F2X8 F	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu
CANCON	PIC18F2X8 F	PIC18F4X8	xxxx xxx-	uuuu uuu-	uuuu uuu-
CANSTAT ⁽⁶⁾	PIC18F2X8 F	PIC18F4X8	xxx- xxx-	uuu- uuu-	uuu- uuu-
RXB0D7	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D6	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D5	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D4	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D3	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D2	PIC18F2X8 F	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D1	PIC18F2X8 P	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0D0	PIC18F2X8 P	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for Reset value for specific condition.

5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
RXB0DLC	PIC18F2X8 PIC18F4X8			
RXB0EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0SIDL	PIC18F2X8 PIC18F4X8	xxxx x-xx	uuuu u-uu	uuuu u-uu
RXB0SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB0CON	PIC18F2X8 PIC18F4X8	000- 0000	000- 0000	uuu- uuuu
RXB1D7	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D6	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D5	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D4	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D3	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D2	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D1	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1D0	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1DLC	PIC18F2X8 PIC18F4X8	-xxx xxxx	-uuu uuuu	-uuu uuuu
RXB1EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1SIDL	PIC18F2X8 PIC18F4X8	xxxx x-xx	uuuu u-uu	uuuu u-uu
RXB1SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
RXB1CON	PIC18F2X8 PIC18F4X8	000- 0000	000- 0000	uuu- uuuu
TXB0D7	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D6	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D5	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D4	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D3	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D2	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D1	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0D0	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0DLC	PIC18F2X8 PIC18F4X8	-x xxxx	-u uuuu	-u uuuu
TXB0EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXB0EIDH	PIC18F2X8 PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

TABLE 3-3:			IUNS FUR ALL REL	GISTERS (CONTINUE	נט <u>-</u>	
Register	Applicable	e Devices	Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TXB0SIDH	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB0CON	PIC18F2X8	PIC18F4X8	-000 0-00	-000 0-00	-uuu u-uu	
TXB1D7	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D6	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB1D5	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D4	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D3	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D2	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D1	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1D0	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1DLC	PIC18F2X8	PIC18F4X8	-x xxxx	-u uuuu	-u uuuu	
TXB1EIDL	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1EIDH	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1SIDL	PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
TXB1SIDH	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB1CON	PIC18F2X8	PIC18F4X8	0000 0000	0000 0000	uuuu uuuu	
TXB2D7	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D6	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D5	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D4	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D3	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D2	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D1	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2D0	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2DLC	PIC18F2X8	PIC18F4X8	-x xxxx	-u uuuu	-u uuuu	
TXB2EIDL	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2EIDH	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TXB2SIDL	PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
TXB2SIDH	PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TXB2CON	PIC18F2X8	PIC18F4X8	-000 0-00	-000 0-00	-uuu u-uu	
RXM1EIDL	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXM1EIDH	PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
RXM1SIDL	PIC18F2X8 PIC18F4X8	xxxxx	uuuuu	uuuuu	
RXM1SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXM0EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXM0EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXM0SIDL	PIC18F2X8 PIC18F4X8	xxxxx	uuuuu	uuuuu	
RXM0SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF5EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF5EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF5SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF5SIDH	PIC18F2X8 PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF4EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF4EIDH	PIC18F2X8 PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF4SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF4SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF3EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF3EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF3SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF3SIDH	PIC18F2X8 PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF2EIDL	PIC18F2X8 PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
RXF2EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF2SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF2SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF1EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF1EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF1SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF1SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF0EIDL	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF0EIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
RXF0SIDL	PIC18F2X8 PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
RXF0SIDH	PIC18F2X8 PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

4.0 MEMORY ORGANIZATION

There are three memory blocks in Enhanced MCU devices. These memory blocks are:

- Enhanced Flash Program Memory
- Data Memory
- EEPROM Data Memory

Data and program memory use separate busses, which allows concurrent access of these blocks. Additional detailed information on data EEPROM and Flash program memory is provided in Section 5.0 "Data EEPROM Memory" and Section 6.0 "Flash Program Memory", respectively.

4.1 Program Memory Organization

The PIC18F258/458 devices have a 21-bit program counter that is capable of addressing a 2-Mbyte program memory space.

The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F248/448





Figure 4-1 shows the diagram for program memory map and stack for the PIC18F248 and PIC18F448. Figure 4-2 shows the diagram for the program memory map and stack for the PIC18F258 and PIC18F458.

4.1.1 INTERNAL PROGRAM MEMORY OPERATION

The PIC18F258 and the PIC18F458 have 32 Kbytes of internal Enhanced Flash program memory. This means that the PIC18F258 and the PIC18F458 can store up to 16K of single-word instructions. The PIC18F248 and PIC18F448 have 16 Kbytes of Enhanced Flash program memory. This translates into 8192 single-word instructions, which can be stored in the program memory. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).





4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a PUSH, CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN instructions.

The stack operates as a 31-word by 21-bit stack memory and a 5-bit Stack Pointer register, with the Stack Pointer initialized to 00000b after all Resets. There is no RAM associated with Stack Pointer 00000b. This is only a Reset value. During a CALL type instruction, causing a push onto the stack, the Stack Pointer is first incremented and the RAM location pointed to by the Stack Pointer is written with the contents of the PC. During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location indicated by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the data on the top of the stack is readable and writable through SFR registers. Status bits indicate if the stack pointer is at or beyond the 31 levels provided.

4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL allow access to the contents of the stack location indicated by the STKPTR register. This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user should disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. Register 4-1 shows the STKPTR register. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At Reset, the Stack Pointer value will be '0'. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to **Section 21.0 "Comparator Module"** for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to '0'.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. The 32nd push will overwrite the 31st push (and so on), while STKPTR remains at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at '0'. The STKUNF bit will remain set until cleared in software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken.

REGISTER 4-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL	STKUNF	—	SP4	SP3	SP2	SP1	SP0
bit 7	·						bit 0

bit 7 STKFUL: Stack Full Flag bit

1 = Stack became full or overflowed

0 = Stack has not become full or overflowed

bit 6 STKUNF: Stack Underflow Flag bit

1 = Stack underflow occurred

0 = Stack underflow did not occur

bit 5 Unimplemented: Read as '0'


w.DataSheet4U.com

bit 4-0 SP4:SP0: Stack Pointer Location bits

Note: Bit 7 and bit 6 need to be cleared following a stack underflow or a stack overflow.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

www.DataSheet44.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are only cleared by the user software or a POR.

4.3 Fast Register Stack

A "fast return" option is available for interrupts and calls. A fast register stack is provided for the Status, WREG and BSR registers and is only one layer in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the fast register stack are then loaded back into the working registers if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE (CALL SUB1, FAST ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK SUB1

RETURN FAST ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

4.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable or writable. Updates to the PCH register the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATH register through the PCLATU register.


The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSb of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 4.8.1** "**Computed GOTO**").

4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.



4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 4-3 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4 "PCL, PCLATH and PCLATU").

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Example 4-3 shows how the instruction "GOTO 00006h" is encoded in the program memory. Program branch instructions that encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions by which the PC will be offset. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

	_	I _	I _	1 _	I _ I	_
	TCY0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h	Fetch 1	Execute 1		_		
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT	3 (Forced NOP)			Fetch 4	Flush	
5. Instruction @ ad	dress SUB_1				Fetch SUB_1	Execute SUB_1
	are single cycle, exc ne pipeline while the		-		•	e fetch instruction is

EXAMPLE 4-3: INSTRUCTIONS IN PROGRAM MEMORY

Instruction	Opcode	Memory	Address
			000007h
MOVLW 055h	0E55h	55h	000008h
		0Eh	000009h
GOTO 000006h	0EF03h, 0F000h	03h	00000Ah
		0EFh	00000Bh
		00h	00000Ch
		0F0h	00000Dh
MOVFF 123h, 456h	0C123h, 0F456h	23h	00000Eh
		0C1h	00000Fh
		56h	000010h
		0F4h	000011h
_			000012h

4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX8 devices have 4 two-word instructions: MOVFF, CALL, GOTO and LFSR. The 4 Most Significant bits of the second word are set to '1's and indicate a special NOP instruction. The lower 12 bits of the second word contain the data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-4. Refer to **Section 25.0 "Instruction Set Summary"** for further details of the instruction set.

4.8 Look-up Tables

Look-up tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next

instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

- Note 1: The LSb of PCL is fixed to a value of '0'. Hence, computed GOTO to an odd address is not possible.
 - 2: The ADDWF PCL instruction does not update PCLATH/PCLATU. A read operation on PCL must be performed to update PCLATH and PCLATU.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Look-up table data may be stored as 2 bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from, or written to, program memory. Data is transferred to/from program memory, one byte at a time.

A description of the table read/table write operation is shown in **Section 6.1 "Table Reads and Table Writes**".

EXAMPLE 4-4: TWO-WORD INSTRUCTIONS

CASE	1:						
	Object	Code					Source Code
0110	0110	0000	0000	TSTFSZ	REG1		; is RAM location 0?
1100	0001	0010	0011	MOVFF	REG1,	REG2	; No, execute 2-word instruction
1111	0100	0101	0110				; 2nd operand holds address of REG2
0010	0100	0000	0000	ADDWF	REG3		; continue code
CASE	2:						
	Object	Code					Source Code
0110	0110	0000	0000	TSTFSZ	REG1		; is RAM location 0?
1100	0001	0010	0011	MOVFF	REG1,	REG2	; Yes
1111	0100	0101	0110				; 2nd operand becomes NOP
0010	0100	0000	0000	ADDWF	REG3		; continue code

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 shows the data memory organization for the PIC18FXX8 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and grow downwards. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of the File Select Register (FSR). Each FSR holds a 12-bit address value that can be used to access any location in the data memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction, that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. **Section 4.10 "Access Bank"** provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12 "Indirect Addressing, INDF and FSR Registers".

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

Data RAM is available for use as GPR registers by all instructions. Bank 15 (F00h to FFFh) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.

4.9.2 SPECIAL FUNCTION REGISTERS


The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1.

The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.

PIC18FXX8






TABLE 4-1: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽²⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(2)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	ECCPR1H ⁽⁵⁾	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	ECCPR1L ⁽⁵⁾	F9Bh	
FFAh	PCLATH	FDAh	FSR2H	FBAh	ECCP1CON ⁽⁵⁾	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	_
om FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL ⁽⁵⁾	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS ⁽⁵⁾	F96h	TRISE ⁽⁵⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON ⁽⁵⁾	F95h	TRISD ⁽⁵⁾
FF4h	PRODH	FD4h	—	FB4h	CMCON ⁽⁵⁾	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h		FD0h	RCON	FB0h	_	F90h	—
FEFh		FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
	POSTINC0 ⁽²⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0 ⁽²⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽⁵⁾
	PREINC0 ⁽²⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽⁵⁾
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh		F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h		FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽²⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	
FE6h		FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h		FC5h	SSPCON2	FA5h	IPR3	F85h	—
	PREINC1 ⁽²⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE ⁽⁵⁾
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD ⁽⁵⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	—	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

- 2: This is not a physical register.
- 3: Contents of register are dependent on WIN2:WIN0 bits in the CANCON register.
- 4: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register due to the Microchip header file requirement.
- 5: These registers are not implemented on the PIC18F248 and PIC18F258.

PIC18FXX8

TABLE 4-1: SPECIAL FUNCTION REGISTER MAP (CONTINUED)

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh		F5Fh	—	F3Fh	-	F1Fh	RXM1EIDL
F7Eh		F5Eh	CANSTATRO1 ⁽⁴⁾	F3Eh	CANSTATRO3 ⁽⁴⁾	F1Eh	RXM1EIDH
F7Dh		F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch		F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh		F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah		F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	_	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	_	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
et4U.com		F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	—	F2Fh	-	F0Fh	RXF3EIDL
F6Eh		F4Eh	CANSTATRO2 ⁽⁴⁾	F2Eh	CANSTATRO4 ⁽⁴⁾	F0Eh	RXF3EIDH
F6Dh	RXB0D7 ⁽³⁾	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6 ⁽³⁾	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5 ⁽³⁾	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4 ⁽³⁾	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3 ⁽³⁾	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2 ⁽³⁾	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1 ⁽³⁾	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0 ⁽³⁾	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC ⁽³⁾	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL ⁽³⁾	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH ⁽³⁾	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL ⁽³⁾	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h		F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON ⁽³⁾	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note: Shaded registers are available in Bank 15, while the rest are in Access Bank low.

Note 1: Unimplemented registers are read as '0'.

- 2: This is not a physical register.
- 3: Contents of register are dependent on WIN2:WIN0 bits in the CANCON register.
- **4:** CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register due to the Microchip header file requirement.
- 5: These registers are not implemented on the PIC18F248 and PIC18F258.

Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
_	-	Top-of-Stack L	Ipper Byte (T	OS<20:16>)			0 0000	30, 38	
ligh Byte (TOS	6<15:8>)						0000 0000	30, 38	
ow Byte (TOS	i<7:0>)						0000 0000	30, 38	
STKUNF	—	Return Stack F	Pointer				00-0 0000	30, 39	
—	bit 21 ⁽²⁾	Holding Regist	ter for PC<20	:16>			0 0000	30, 40	
ter for PC<15:	8>						0000 0000	30, 40	
PC<7:0>)							0000 0000	30, 40	
—	bit 21 ⁽²⁾	Program Mem	ory Table Poi	nter Upper Byt	te (TBLPTR<	20:16>)	00 0000	30, 68	
ory Table Poir	nter High Byte	(TBLPTR<15:8>	>)				0000 0000	30, 68	
ory Table Poir	nter Low Byte (TBLPTR<7:0>)					0000 0000	30, 68	
ory Table Lato	h						0000 0000	30, 68	
ter High Byte		xxxx xxxx	30, 75						
ter Low Byte		xxxx xxxx	30, 75						
GIE/GIEH PEIE/GIEL TMR0IE INTOIE RBIE TMR0IF INTOIF RBIF RBPU INTEDG0 INTEDG1 — — TMR0IP — RBIP								30, 79	
INTEDG0	INTEDG1	_	_	TMR0IP	_	RBIP	1111-1	30, 80	
INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	30, 81	
Jses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)								30, 55	
lses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)									
Jses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register)									
Ises contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)									
Uses contents of FSR0 to address data memory – value of FSR0 offset by W (not a physical register)									
— — — Indirect Data Memory Address Pointer 0 High									
Indirect Data Memory Address Pointer 0 High Indirect Data Memory Address Pointer 0 Low Byte									
ster							xxxx xxxx	30, 55	
of FSR1 to a	ddress data me	emory – value of	f FSR1 not ch	anged (not a p	physical regis	ster)	N/A	30, 55	
		emory – value of					N/A	30, 55	
		emory – value of		· · ·			N/A	30, 55	
		emory – value of		· · ·			N/A	30, 55	
		emory - value of					N/A	30, 55	
_	_	_	1	a Memory Add		,	xxxx	31, 55	
lemory Addre	ss Pointer 1 Lo	ow Byte				5	xxxx xxxx	31, 55	
_	_	_	Bank Select	Register			0000	31, 54	
of FSR2 to a	dress data me	mory - value of		•	physical regis	ster)	N/A	31, 55	
		emory – value of		• • •		,	N/A	31, 55	
		emory - value of		· · ·			N/A	31, 55	
		emory - value of				,	N/A	31, 55	
		emory - value of		`		0 ,	N/A	31, 55	
_	_	_	1	a Memory Add		,	xxxx	31, 55	
lemory Addre	ss Pointer 2 Lo	w Byte					xxxx xxxx	31, 55	
_	_	N	OV	Z	DC	С	x xxxx	31, 57	
er High Byte			01	_	20	Ŭ	0000 0000	31, 111	
er Low Byte							xxxx xxxx	31, 111	
T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	31, 109	
		_				SCS	0	31, 109	
_	IR\/ST							31, 20	
_								31, 201	
			TO		DOD			31, 58, 91	
	 		— — — — — — — — — — — — — — — — — — —	 - RI TO		- - - - - - - RI TO PD POR	- IRVST LVDEN LVDL3 LVDL2 LVDL1 LVDL0 - - - - - - SWDTEN - - RI TO PD POR BOR	IRVST LVDEN LVDL3 LVDL2 LVDL1 LVDL0 00 0101 SWDTEN 0 RI TO PD POR BOR 01 110q	

REGISTER FILE SUMMARY TABLE 4-2:

 \mathbf{x} = unknown, \mathbf{u} = unchanged, - = unimplemented, \mathbf{q} = value depends on condition Legend: Note

These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's. 1:

Bit 21 of the TBLPTRU allows access to the device configuration bits. 2:

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes. 3:

TABLE 4-2: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
TMR1H	Timer1 Regist	ter High Byte							xxxx xxxx	31, 116
TMR1L	Timer1 Regist	ter Low Byte							xxxx xxxx	31, 116
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	31, 113
TMR2	Timer2 Regist	ter							0000 0000	31, 118
PR2	Timer2 Period	l Register							1111 1111	31, 118
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	31, 117
SSPBUF	SSP Receive	Buffer/Transmi	t Register						XXXX XXXX	31, 146
SSPADD	SSP Address	Register in I ² C	[™] Slave mode	e. SSP Baud Ra	ate Reload Re	egister in I ² C N	laster mode.		0000 0000	31, 152
SSPSTAT	SMP	CKE	D/A	Ρ	S	R/W	UA	BF	0000 0000	31, 144, 153
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	31, 145, 145
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	31, 155
ADRESH	A/D Result Re	egister High By		xxxx xxxx	31, 243					
ADRESL	A/D Result Re	egister Low Byt	e						XXXX XXXX	31, 243
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	31, 241
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	32, 242
CCPR1H	Capture/Com	pare/PWM Reg	jister 1 High By	/te					xxxx xxxx	32, 124
CCPR1L	Capture/Com	pare/PWM Reg	ister 1 Low By	te			_		xxxx xxxx	32, 124
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	32, 123
ECCPR1H ⁽¹⁾	Enhanced Ca	pture/Compare	PWM Registe	r 1 High Byte					xxxx xxxx	32, 133
ECCPR1L ⁽¹⁾	Enhanced Ca	pture/Compare	PWM Registe	r 1 Low Byte			_		xxxx xxxx	32, 133
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	32, 131
ECCP1DEL ⁽¹⁾	EPDC7	EPDC6	EPDC5	EPDC4	EPDC3	EPDC2	EPDC1	EPDC0	0000 0000	32, 140
ECCPAS ⁽¹⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	32, 142
CVRCON ⁽¹⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	32, 255
CMCON ⁽¹⁾	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	32, 249
TMR3H	Timer3 Regist	ter High Byte							XXXX XXXX	32, 121
TMR3L	Timer3 Regist	ter Low Byte					1	1	XXXX XXXX	32, 121
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	32, 119
SPBRG	USART Baud	Rate Generato	or						0000 0000	32, 185
RCREG	USART Recei	ive Register							0000 0000	32, 191
TXREG	USART Trans	mit Register					1	1	0000 0000	32, 189
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	32, 183
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	32, 184
EEADR	EEPROM Add	dress Register							XXXX XXXX	32, 59
EEDATA	EEPROM Dat	ta Register							XXXX XXXX	32, 59
EECON2	EEPROM Cor	ntrol Register 2	(not a physica	l register)	1		1	1	XXXX XXXX	32, 59
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	32, 60, 67
IPR3	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP	1111 1111	32, 90
PIR3	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF	0000 0000	32, 84
PIE3	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE	0000 0000	32, 87
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP(1)	-1-1 1111	32, 89
PIR2	—	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	-0-0 0000	32, 83
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	-0-0 0000	32, 86

Legend: \mathbf{x} = unknown, \mathbf{u} = unchanged, - = unimplemented, \mathbf{q} = value depends on condition Note

These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's. 1:

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details or Page:
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	32, 88
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	32, 82
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	32, 85
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	_	Data Directio	n bits for PO	RTE ⁽¹⁾	0000 -111	33, 105
TRISD ⁽¹⁾	Data Direction	Control Regis	ter for PORTD	(1)					1111 1111	33, 102
TRISC	Data Direction	n Control Regis	ter for PORTC						1111 1111	33, 100
TRISB	Data Direction	n Control Regis	ter for PORTB						1111 1111	33, 96
TRISA ⁽³⁾	-	Data Direction	Control Regis	ter for PORTA					-111 1111	33, 93
LATE ⁽¹⁾	-	—	—	—	_	Read PORTE PORTE Data	E Data Latch, Latch ⁽¹⁾	Write	xxx	33, 104
LATD ⁽¹⁾	Read PORTD	Data Latch, W		xxxx xxxx	33, 102					
LATC	Read PORTC	Data Latch, W		xxxx xxxx	33, 100					
LATB	Read PORTB	Data Latch, W		xxxx xxxx	33, 96					
LATA ⁽³⁾	_	Read PORTA	Data Latch, W	rite PORTA Da	ta Latch				-xxx xxxx	33, 93
PORTE ⁽¹⁾	-	—	—	_	_	Read PORTE Latch ⁽¹⁾	E pins, Write I	PORTE Data	xxx	33, 104
PORTD ⁽¹⁾	Read PORTD	pins, Write PC	ORTD Data Lat	ch ⁽¹⁾					xxxx xxxx	33, 102
PORTC	Read PORTC	pins, Write PORTC Data Latch								33, 10
PORTB	Read PORTB	pins, Write PC	pins, Write PORTB Data Latch							
PORTA ⁽³⁾	_	Read PORTA	pins, Write PC	RTA Data Latc	h				-x0x 0000	33, 93
TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	0000 0000	33, 20
RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	0000 0000	33, 21
COMSTAT	RXB00VFL	RXB10VFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	33, 20
CIOCON	_	—	ENDRHI	CANCAP	_	_	_	—	00	33, 22
BRGCON3	_	WAKFIL	_	—	_	SEG2PH2	SEG2PH1	SEG2PH0	-0000	33, 22
BRGCON2	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000 0000	33, 21
BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000 0000	33, 218
CANCON	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	—	xxxx xxx-	33, 20
CANSTAT	OPMODE2	OPMODE1	OPMODE0	_	ICODE2	ICODE1	ICODE0	_	xxx- xxx-	33, 202
RXB0D7	RXB0D77	RXB0D76	RXB0D75	RXB0D74	RXB0D73	RXB0D72	RXB0D71	RXB0D70	xxxx xxxx	33, 214
RXB0D6	RXB0D67	RXB0D66	RXB0D65	RXB0D64	RXB0D63	RXB0D62	RXB0D61	RXB0D60	xxxx xxxx	33, 21
RXB0D5	RXB0D57	RXB0D56	RXB0D55	RXB0D54	RXB0D53	RXB0D52	RXB0D51	RXB0D50	xxxx xxxx	33, 214
RXB0D4	RXB0D47	RXB0D46	RXB0D45	RXB0D44	RXB0D43	RXB0D42	RXB0D41	RXB0D40	xxxx xxxx	33, 21
RXB0D3	RXB0D37	RXB0D36	RXB0D35	RXB0D34	RXB0D33	RXB0D32	RXB0D31	RXB0D30	xxxx xxxx	33, 214
RXB0D2	RXB0D27	RXB0D26	RXB0D25	RXB0D24	RXB0D23	RXB0D22	RXB0D21	RXB0D20	xxxx xxxx	33, 214
RXB0D1	RXB0D17	RXB0D16	RXB0D15	RXB0D14	RXB0D13	RXB0D12	RXB0D11	RXB0D10	xxxx xxxx	33, 21
RXB0D0	RXB0D07	RXB0D06	RXB0D05	RXB0D04	RXB0D03	RXB0D02	RXB0D01	RXB0D00	xxxx xxxx	33, 21
RXB0DLC	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	34, 21
RXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	34, 21
RXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	34, 21
RXB0SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	34, 21
RXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	34, 21
RXB0CON	RXFUL	RXM1	RXM0	_	RXRTRRO	RXB0DBEN	JTOFF	FILHITO	000- 0000	34, 21

REGISTER FILE SUMMARY (CONTINUED) TARI F 4-2.

Legend: Note

x = unknown, u = unchanged, - = unimplemented, q = value depends on condition These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's. 1:

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes. 3:

TABLE 4-2	REG	STER FIL	E SUMM	ARY (CON	TINUED)	1	-		-
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
CANSTATRO1	OPMODE2	OPMODE1	OPMODE0		ICODE2	ICODE1	ICODE0		xxx- xxx-	33, 202
RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	XXXX XXXX	34, 214
RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	XXXX XXXX	34, 214
RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	xxxx xxxx	34, 214
RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	xxxx xxxx	34, 214
RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	xxxx xxxx	34, 214
RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	xxxx xxxx	34, 214
RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	xxxx xxxx	34, 214
RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	xxxx xxxx	34, 214
RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	34, 213
RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	34, 213
RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	34, 212
RXB1SIDL	SID2	SID1	SID0	SRR	EXID		EID17	EID16	xxxx x-xx	34, 212
RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	34, 212
RXB1CON	RXFUL	RXM1	RXM0	_	RXRTRRO	FILHIT2	FILHIT1	FILHIT0	000- 0000	34, 211
CANSTATRO2	OPMODE2	OPMODE1	OPMODE0	_	ICODE2	ICODE1	ICODE0		xxx- xxx-	33, 202
TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	xxxx xxxx	34, 208
TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	xxxx xxxx	34, 208
TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	xxxx xxxx	34, 208
TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	xxxx xxxx	34, 208
TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	xxxx xxxx	34, 208
TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	xxxx xxxx	34, 208
TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	xxxx xxxx	34, 208
TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	xxxx xxxx	34, 208
TXB0DLC	—	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	34, 209
TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	34, 208
TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	34, 207
TXB0SIDL	SID2	SID1	SID0	_	EXIDE		EID17	EID16	xxx- x-xx	34, 207
TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	35, 207
TXB0CON	—	TXABT	TXLARB	TXERR	TXREQ		TXPRI1	TXPRI0	-000 0-00	35, 206
CANSTATRO3	OPMODE2	OPMODE1	OPMODE0	_	ICODE2	ICODE1	ICODE0	-	xxx- xxx-	33, 202
TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	xxxx xxxx	35, 208
TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	xxxx xxxx	35, 208
TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	xxxx xxxx	35, 208
TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	xxxx xxxx	35, 208
TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	xxxx xxxx	35, 208
TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	xxxx xxxx	35, 208
TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	xxxx xxxx	35, 208
TXB1D0	TXB1D07	TXB1D06	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D00	xxxx xxxx	35, 208
TXB1DLC	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x xxxx	35, 209
TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	35, 208
TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	35, 207
TXB1SIDL	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxx- x-xx	35, 207
TXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	35, 207
TXB1CON		TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	0000 0000	35, 206

TABLE 4-2: REGISTER FILE SUMMARY (CONTINUED)

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details or Page:
CANSTATRO4	OPMODE2	OPMODE1	OPMODE0	_	ICODE2	ICODE1	ICODE0	_	xxx- xxx-	33, 202
TXB2D7	TXB2D77	TXB2D76	TXB2D75	TXB2D74	TXB2D73	TXB2D72	TXB2D71	TXB2D70	xxxx xxxx	35, 208
TXB2D6	TXB2D67	TXB2D66	TXB2D65	TXB2D64	TXB2D63	TXB2D62	TXB2D61	TXB2D60	XXXX XXXX	35, 208
TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	XXXX XXXX	35, 208
TXB2D4	TXB2D47	TXB2D46	TXB2D45	TXB2D44	TXB2D43	TXB2D42	TXB2D41	TXB2D40	XXXX XXXX	35, 208
TXB2D3	TXB2D37	TXB2D36	TXB2D35	TXB2D34	TXB2D33	TXB2D32	TXB2D31	TXB2D30	XXXX XXXX	35, 208
TXB2D2	TXB2D27	TXB2D26	TXB2D25	TXB2D24	TXB2D23	TXB2D22	TXB2D21	TXB2D20	XXXX XXXX	35, 208
TXB2D1	TXB2D17	TXB2D16	TXB2D15	TXB2D14	TXB2D13	TXB2D12	TXB2D11	TXB2D10	XXXX XXXX	35, 208
TXB2D0	TXB2D07	TXB2D06	TXB2D05	TXB2D04	TXB2D03	TXB2D02	TXB2D01	TXB2D00	XXXX XXXX	35, 208
TXB2DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	35, 209
TXB2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	35, 208
TXB2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	35, 207
TXB2SIDL	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxx- x-xx	35, 207
TXB2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	35, 207
TXB2CON	_	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	-000 0-00	35, 206
RXM1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	35, 217
RXM1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	35, 217
RXM1SIDL	SID2	SID1	SID0	-	_	-	EID17	EID16	xxxxx	36, 217
RXM1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	36, 216
RXM0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	36, 217
RXM0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	36, 217
RXM0SIDL	SID2	SID1	SID0	_	_		EID17	EID16	xxxxx	36, 217
RXM0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	36, 216
RXF5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	36, 216
RXF5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	36, 216
RXF5SIDL	SID2	SID1	SID0	_	EXIDEN		EID17	EID16	xxx- x-xx	36, 215
RXF5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	36, 215
RXF4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	36, 216
RXF4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	36, 216
RXF4SIDL	SID2	SID1	SID0		EXIDEN		EID17	EID16	xxx- x-xx	36, 215
RXF4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	36, 215
RXF3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	36, 216
RXF3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	36, 216
RXF3SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	36, 215
RXF3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	36, 215
RXF2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	36, 216
RXF2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	36, 216
RXF2SIDL	SID2	SID1	SID0	_	EXIDEN		EID17	EID16	xxx- x-xx	36, 215
RXF2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	36, 215
RXF1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	36, 216
RXF1EIDH	EID7 EID15	EID14	EID13	EID4 EID12	EID3	EID2 EID10	EID1 EID9	EID8	XXXX XXXX	36, 216
RXF1SIDL	SID2	SID14	SID0		EXIDEN		EID9 EID17	EID8	xxxx xxxx xxx- x-xx	36, 216
RXF1SIDL RXF1SIDH	SID2 SID10	SID1	SID0	SID7	SID6	SID5	SID4	SID3	xxx- x-xx xxxx xxxx	36, 215
RXF0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX XXXX XXXX	36, 215
RXF0EIDL	EID7 EID15	EID6 EID14	EID5 EID13	EID4 EID12	EID3 EID11	EID2 EID10	EID1 EID9	EID0 EID8		36, 216
				EIUIZ		EIUIU			XXXX XXXX	
RXF0SIDL	SID2	SID1	SID0		EXIDEN	_	EID17	EID16	xxx- x-xx	36, 215

 ${\rm x}$ = unknown, ${\rm u}$ = unchanged, - = unimplemented, ${\rm q}$ = value depends on condition Legend: Note

1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

Bit 21 of the TBLPTRU allows access to the device configuration bits. 2:

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes. 3:

4.10 Access Bank

The Access Bank is an architectural enhancement that is very useful for C compiler code optimization. The techniques used by the C compiler are also useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFRs) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access Bank High and Access Bank Low, respectively. Figure 4-6 indicates the Access Bank areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank.

When forced in the Access Bank (a = 0), the last address in Access Bank Low is followed by the first address in Access Bank High. Access Bank High maps most of the Special Function Registers so that these registers can be accessed without any software overhead.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The Status register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR since the 12-bit addresses are embedded into the instruction word.

Section 4.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing, which allows linear addressing of the entire RAM space.




FIGURE 4-7: DIRECT ADDRESSING

4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. A SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-8 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF www.DataSheet4U.corregisters. Any instruction using the INDF register actually accesses the register indicated by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address which is shown in Figure 4-8.

> The INDFn ($0 \le n \le 2$) register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

> Example 4-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register
			;	& inc pointer
	BTFSS	FSROH, 1	;	All done
			;	w/ Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	
:			;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12 bits wide. To store the 12 bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address indicated by FSR0H:FSR0L. A read from INDF1 reads the data from the address indicated by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used. If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

- When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:
 - Do nothing to FSRn after an indirect access (no change) INDFn
 - Auto-decrement FSRn after an indirect access (post-decrement) – POSTDECn
 - Auto-increment FSRn after an indirect access (post-increment) – POSTINCn
 - Auto-increment FSRn before an indirect access (pre-increment) – PREINCn
 - Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.


Adding these features allows the FSRn to be used as a software stack pointer in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the 2's complement value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that indicates one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.





4.13 Status Register

The Status register, shown in Register 4-2, contains the arithmetic status of the ALU. The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the Status register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits from the Status register. For other instructions which do not affect the status bits, see Table 25-2.

Note:	The C and DC bits operate as a Borrow	v
	and Digit Borrow bit respectively, ir	n
	subtraction.	

www.DataSheet4U.corREGISTER 4-2:

STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	N	OV	Z	DC	С
bit 7							bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result of the ALU operation was negative (ALU MSb = 1).

- 1 = Result was negative
- 0 = Result was positive
- bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred
- bit 2 Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1 **DC:** Digit Carry/Borrow bit
 - For ADDWF, ADDLW, SUBLW and SUBWF instructions:
 - 1 = A carry-out from the 4th low-order bit of the result occurred
 - 0 = No carry-out from the 4th low-order bit of the result
 - **Note:** For Borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRCF, RRNCF, RLCF and RLNCF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.

bit 0 C: Carry/Borrow bit

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred
- **Note:** For Borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

Note 1: If the BOREN configuration bit is set, BOR is '1' on Power-on Reset. If the BOREN configuration bit is clear, BOR is unknown on Power-on Reset. The BOR status bit is a "don't care" and is not necessarily predictable if the brownout circuit is disabled (the BOREN configuration bit is clear). BOR must then be set by the user and checked on subsequent Resets to see if it is clear, indicating a brown-out has occurred.
2: It is recommended that the POR bit be set after a Power-on Reset has been

Resets may be detected.

detected, so that subsequent Power-on

ww.DataSheet4U.com

REGISTER 4-3:	RCON: RESET CONTROL REGISTER
NEGISTEN 4-3.	RCON. RESET CONTROL REGISTER

	R/W-0	U-0	U-0	R/W-1	R/W	R/W	R/W-0	R/W-0	
	IPEN	—	—	RI	TO	PD	POR	BOR]
b	it 7							bit 0	-

bit 7	IPEN: Interrupt Priority Enable bit							
	1 = Enable priority levels or	n interrupts						
	 Disable priority levels on interrupts (PIC16CXXX Compatibility mode) 							
bit 6-5	Unimplemented: Read as	'O'						
bit 4	RI: RESET Instruction Flag	bit						
	1 = The RESET instruction V							
	0 = The RESET instruction (must be set in software)		•					
bit 3	TO: Watchdog Time-out Fla	ag bit						
	1 = After power-up, CLRWD		e instruction					
	0 = A WDT time-out occurre							
bit 2	PD: Power-down Detection	-						
	1 = After power-up or by the							
	0 = By execution of the SLE							
bit 1	POR: Power-on Reset Stat							
	1 = A Power-on Reset has 0 = A Power-on Reset occu		software after a Power	-on Reset occurs)				
bit 0	BOR: Brown-out Reset Sta							
bit 0	1 = A Brown-out Reset has							
	0 = A Brown-out Reset occ		software after a Browr	n-out Reset occurs)				
		·						
	Legend:							
	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'				
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

5.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- www.DataSheet4U.com

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. The PIC18FXX8 devices have 256 bytes of data EEPROM with an address range from 00h to FFh.

The EEPROM data memory is rated for high erase/ write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to the specifications for exact limits.

5.1 EEADR Register

The address register can address up to a maximum of 256 bytes of data EEPROM.

5.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits, \overline{RD} and \overline{WR} , initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the \overline{WR} bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ Reset, or a WDT Time-out Reset, during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to the Reset condition forcing the contents of the registers to zero.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

PIC18FXX8

REGISTER 5-1:		EECON1: EEPROM CONTROL REGISTER 1									
		R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0		
		EEPGD	CFGS		FREE	WRERR	WREN	WR	RD		
		bit 7							bit 0		
	bit 7	EEPGD: FI	lash Prograr	n or Data E	EPROM Me	mory Select	bit				
			program Fl data EEPR	-							
	bit 6	CFGS: Fla	sh Program	/Data EE or	Configuratio	on Select bit					
			Configurati program Fl			nemory					
41.1	bit 5	Unimplemented: Read as '0'									
4U.com	bit 4	FREE: Flash Row Erase Enable bit									
		 1 = Erase the program memory row addressed by TBLPTR on the next WR command (reset by hardware) 0 = Perform write only 									
	bit 3	WRERR: Write Error Flag bit									
		 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed 									
		Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.									
	bit 2	WREN: Write Enable bit									
		 1 = Allows write cycles 0 = Inhibits write to the EEPROM or Flash memory 									
	bit 1	WR: Write Control bit									
		 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle is complete 									
	bit 0	RD: Read Control bit									
		(Read t in softw	s an EEPRC akes one cy vare. RD bit ot initiate ar	cle. RD is c	et when EE	dware. The PGD = 1.)	RD bit can c	only be set (i	not cleared)		
		Legend:									
		R = Readal	ble bit W	/ = Writable k	oit S = Se	ttable bit	U = Unimp	emented bi	t, read as '0'		

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

5.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD and CFGS control bits (EECON1<7:6>) and then set control bit \overline{RD} (EECON1<0>). The data is available in the very next instruction cycle of the EEDATA register; therefore, it can be read by the next instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

EXAMPLE 5-1:	DATA EEPROM READ

~			
MOVLW	DATA_EE	ADDR	;
MOVWF	EEADR		;Data Memory Address
			;to read
BCF	EECON1,	EEPGD	; Point to DATA memory
BCS	EECON1,	CFGS	;
BSF	EECON1,	RD	;EEPROM Read
MOVF	EEDATA,	W	;W = EEDATA

5.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then, the sequence in Example 5-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set \overline{WR} bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both \overline{WR} and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt or roll this bit. EEIF must be cleared by software.

		DATA_EE_DATA EEDATA EECON1, EEPGD EECON1, CFGS	; ; Data Memory Address to read ; ; Data Memory Value to write ; Point to DATA memory ; Access program FLASH or Data EEPROM memory ; Enable writes
Required Sequence	BCF MOVLW MOVWF MOVLW	INTCON, GIE 55h EECON2 0AAh	; Disable interrupts ; ; Write 55h ;
	MOVWF BSF BSF		; Set WR bit to begin write ; Enable interrupts
	• • BCF	EECON1, WREN	; user code execution ; Disable writes on write complete (EEIF set)

EXAMPLE 5-2: DATA EEPROM WRITE

5.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Generally, a write failure will be a bit which was written as a '1', but reads back as a '0' (due to leakage off the cell).

5.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together reduce the probability of an accidental write during brown-out, power glitch or software malfunction.

5.7 Operation During Code-Protect

Data EEPROM memory has its own code-protect mechanism. External read and write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect configuration bit. Refer to **Section 24.0 "Special Features of the CPU"** for additional information.

5.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124 or D124A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory. A simple data EEPROM refresh routine is shown in Example 5-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124 or D124A.

Loop	MOVWF BSF	EEADR EECON1, CFGS EECON1, EEPGD INTCON, GIE EECON1, WREN EECON1, RD 55h EECON2 0AAh EECON2 EECON1, WR EECON1, WR EECON1, WR	; Set for Data EEPROM
	INCFSZ BRA BCF BSF	EEADR, F Loop EECON1, WREN INTCON, GIE	; Increment address ; Not zero, do it again ; Disable writes ; Enable interrupts

EXAMPLE 5-3: DATA EEPROM REFRESH ROUTINE

TABLE 5-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
EEADR	EEPROM Address Register								xxxx xxxx	uuuu uuuu
EEDATA	EEPROM Data Register								xxxx xxxx	uuuu uuuu
EECON2	2 EEPROM Control Register 2 (not a physical register)								_	—
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾	-1-1 1111	-1-1 1111
PIR2	_	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	-0-0 0000	-0-0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	-0-0 0000	-0-0 0000

www.DataSheet4U.conLegend:

d: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

PIC18FXX8

NOTES:

www.DataSheet4U.com

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).


Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION





6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see Section 24.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR) due to Reset values of zero.

Control bits, $\overline{\text{RD}}$ and $\overline{\text{WR}}$, initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the $\overline{\text{WR}}$ bit in software prevents the accidental or premature termination of a write operation. The $\overline{\text{RD}}$ bit cannot be set when accessing program memory (EEPGD = 1).

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

REC	GISTER 6-1:	EECON1:	EEPROM	CONTROL	REGISTE	R 1				
		R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0	
		EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	
		bit 7							bit 0	
	bit 7	EEPGD: FI	ash Prograi	m or Data E	EPROM Me	mory Select	bit			
				ash memory OM memor						
	bit 6	CFGS: Flas	sh Program	/Data EE or	Configuratio	on Select bit				
			0	on registers ash or data		nemory				
	bit 5	Unimplemented: Read as '0'								
Sheet4U.com	bit 4	FREE: Flash Row Erase Enable bit								
		 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 								
	bit 3	WRERR: Write Error Flag bit								
		 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed 							tion)	
		Note:		RERR occu he error con		GD and CFG	S bits are n	ot cleared.	his allows	
	bit 2	WREN: Wr	ite Enable b	bit						
		1 = Allows 0 = Inhibits		EEPROM	or Flash mer	nory				
	bit 1	WR: Write	Control bit							
		 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 								
	bit 0	RD: Read Control bit								
		 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read 								
		Legend:								
		R = Readab	ole bit V	V = Writable	bit S = Se	ettable bit	U = Unimp	emented bi	t, read as '0'	

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

-n = Value at POR

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to. For more detail, see Section 6.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

MO MO MO MO	VLW CODE_ADDR VWF TBLPTRU VVLW CODE_ADDR VWF TBLPTRH VVLW CODE_ADDR VWF TBLPTRL	; _HIGH	Load TBLPTR with the address of the word	base
READ_WORD	LRD*+		read into TABLAT and	increment
MO	VF TABLAT, W		get data	
-	VWF WORD_LSB SLRD*+	;	read into TABLAT and	increment
MO	OVF TABLAT, W	i	get data	
MO	WWF WORD_MSB			

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set the EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set the WREN bit to enable writes;
 - set the FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

6.5 Writing to Flash Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE


The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure.
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers using the TBLWT instruction, auto-increment may be used.
- 7. Set the EECON1 register for the write operation:
 - set the EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - set the WREN to enable byte writes.
- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write AAh to EECON2.
- 11. Set the \overline{WR} bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Repeat steps 6-14 seven times to write 64 bytes.
- 15. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 8 bytes in the holding registers.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 6-3:	WRII	ING TO FLASH PROG					
		D'64	; number of bytes in erase block				
		COUNTER					
			; point to buffer				
		FSROH					
		low (BUFFER_ADDR)					
		FSROL	; Load TBLPTR with the base				
		TBLPTRU	; address of the memory block				
		high (CODE ADDR)	, address of the memory prock				
		TBLPTRH					
		low (CODE ADDR)					
		TBLPTRL					
READ_BLOCK							
	TBLRD*+		; read into TABLAT, and inc				
	MOVF	TABLAT, W	; get data				
		POSTINC0	; store data				
	DECFSZ		; done?				
	BRA	READ_BLOCK	; repeat				
MODIFY_WORD	MOLTER		maint to buffer				
			; point to buffer				
		FSROH					
		DATA_ADDR_LOW FSR0L					
		NEW DATA LOW	; update buffer word				
		POSTINCO	, . <u>.</u>				
		NEW_DATA_HIGH					
		INDF0					
ERASE_BLOCK							
	MOVLW	upper (CODE_ADDR)	; load TBLPTR with the base				
		TBLPTRU	; address of the memory block				
		high (CODE_ADDR)					
		TBLPTRH					
		low (CODE_ADDR) TBLPTRL					
		EECON1, EEPGD	; point to FLASH program memory				
		EECON1, CFGS	; access FLASH program memory				
		EECON1, WREN	; enable write to memory				
	BSF	EECON1, FREE	; enable Row Erase operation				
	BCF	INTCON, GIE	; disable interrupts				
		55h					
Required		EECON2	; write 55H				
Sequence		0AAh					
		EECON2	; write AAH				
		EECON1, WR	; start erase (CPU stall)				
	NOP BSF	INTCON, GIE	; re-enable interrupts				
	TBLRD*-		; dummy read decrement				
WRITE BUFFER H			,				
		8	; number of write buffer groups of 8 bytes				
	MOVWF	COUNTER_HI					
	MOVLW	high (BUFFER_ADDR)	; point to buffer				
	MOVWF	FSROH					
		low (BUFFER_ADDR)					
	MOVWF	FSROL					
PROGRAM_LOOP	MOTIT	0	numbers of both of the ballion of the				
		8 COINTED	; number of bytes in holding register				
אדבעטע איס איס		COUNTER					
WRITE_WORD_TO	_	POSTINCO, W	; get low byte of buffer data				
		TABLAT	; get fow byte of builer data ; present data to table latch				
	TBLWT+*		; write data, perform a short write				
			; to internal TBLWT holding register.				
	DECFSZ	COUNTER	; loop until buffers are full				
		WRITE WORD TO HREGS	· •				
	Diai						

_	EXAMPLE 6-3:	WRI	TING TO FLASH PROG	PROGRAM MEMORY (CONTINUED)				
	WRITE_WORD_TO_	HREGS						
		MOVFW MOVWF	POSTINCO, W TABLAT	; get low byte of buffer data ; present data to table latch				
		TBLWT+*		; write data, perform a short write ; to internal TBLWT holding register.				
		DECFSZ BRA	COUNTER WRITE_WORD_TO_HREGS	; loop until buffers are full				
	PROGRAM_MEMORY							
		BSF	EECON1, EEPGD	; point to FLASH program memory				
		BCF	EECON1, CFGS	; access FLASH program memory				
		BSF	EECON1, WREN	; enable write to memory				
		BCF	INTCON, GIE	; disable interrupts				
	Required	MOVLW MOVWF	55h EECON2	; write 55h				
v.DataSheet4U.com	Sequence	MOVLW	0AAh	; write OAAh				
		MOVWF BSF	EECON2 EECON1, WR	; start program (CPU stall)				
		NOP						
		BSF	INTCON, GIE	; re-enable interrupts				
		DECFSZ	COUNTER_HI	; loop until done				
		BRA	PROGRAM_LOOP					
		BCF	EECON1, WREN	; disable write to memory				

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To reduce the probability against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 24.0** "**Special Features of the CPU**" for more detail.

6.6 Flash Program Operation During Code Protection

See **Section 24.0 "Special Features of the CPU"** for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	—	—	bit 21	Program M (TBLPTR<	lemory Tabl 20:16>)	00 0000	00 0000			
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)								0000 0000	0000 0000
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								0000 0000	0000 0000
TABLAT	Program N	lemory Tab	le Latch						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EECON2	EEPROM	Control Reg	gister 2 (no	t a physical	register)				_	_
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾	-1-1 1111	-1-1 1111
PIR2	_	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	-0-0 0000	-0-0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	-0-0 0000	-0-0 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used during Flash/EEPROM access.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

7.0 8 x 8 HARDWARE MULTIPLIER

7.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18FXX8 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored in the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 7-1 shows a performance comparison between Enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

7.2 Operation

Example 7-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 7-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

ſ	MOVF	ARG1,	W		
	MULWF	ARG2		;	ARG1 * ARG2 ->
				;	PRODH: PRODL
	BTFSC	ARG2,	SB	;	Test Sign Bit
	SUBWF	PRODH		;	PRODH = PRODH
				;	- ARG1
	MOVF	ARG2,	W		
	BTFSC	ARG1,	SB	;	Test Sign Bit
	SUBWF	PRODH		;	PRODH = PRODH
				;	- ARG2

_		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 µs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 v 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 µs	
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 µs	24 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	36	36	3.6 µs	14.4 μs	36 µs	

TABLE 7-1: PERFORMANCE COMPARISON

Example 7-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 7-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 7-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

et4U.com

EXAMPLE 7-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H		;	ARG1L * ARG2H ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1		;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2		;	
	CLRF	WREG		;	
	ADDWFC	RES3		;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1		;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2		;	
	CLRF	WREG		;	
	ADDWFC	RES3		;	

Example 7-4 shows the sequence to do a 16 x 16 signed multiply. Equation 7-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pair's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 7-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

10001100	
=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	(ARG1L • ARG2L)+
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 7-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH:PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,	RES0		
;				-	
	MOVF	ARG1H,	W		
		ARG2H			ARG1H * ARG2H ->
					PRODH: PRODL
	MOVFF	PRODH,	RESS	;	TRODITIODE
		PRODL,		;	
	110 11 1	IRODE,	ICHO2	'	
;	MOVF	ADC11.	TAT		
	MULWF	ARG11, ARG2H	**		ARG1L * ARG2H ->
	MOLWF	AKGZH			
	MOTE	DDODI	T.T		PRODH: PRODL
	MOVF ADDWF	PRODL,	VV	;	Ndd groge
			1.7		Add cross
		PRODH,	W		products
	ADDWFC			;	
		WREG		;	
	ADDWFC	RES3		;	
;					
	MOVF	-	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
		PRODL,	W	;	
	ADDWF	RES1		;	Add cross
		PRODH,	W	;	products
	ADDWFC	RES2		;	
	CLRF	WREG		;	
	ADDWFC	RES3		;	
;					
1	BTFSS		7	;	ARG2H:ARG2L neg?
1	BRA	SIGN_A	RG1		no, check ARG1
		ARG1L,		;	
	SUBWF	RES2		;	
1	MOVF	ARG1H,	W	;	
1	SUBWFB	RES3			
;					
SIGN	J_ARG1				
	BTFSS	ARG1H,	7	;	ARG1H:ARG1L neg?
	BRA	CONT CO			no, done
	MOVF	ARG2L,		;	
		RES2		;	
		ARG2H,	W	;	
	SUBWFB			,	
;					
CONT	CODE				
00111	:				
L	•				

8.0 INTERRUPTS

The PIC18FXX8 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are 13 registers that are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files, supplied with MPLAB[®] IDE, be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON register). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts. Setting the GIEL bit (INTCON register) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. The PEIE bit (INTCON register) enables/disables all peripheral interrupt sources. The GIE bit (INTCON register) enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18FXX8



8.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits. Because of the number of interrupts to be controlled, PIC18FXX8 devices have three INTCON registers. They are detailed in Register 8-1 through Register 8-3.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEF	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF
bit 7							bit 0
	: Global Interru	-	oit				
	<u>N (RCON<7>)</u>						
	es all unmaske es all interrupt		5				
	<u>N (RCON<7>)</u>						
	es all high prio		ts				
	es all priority in	-					
	L: Peripheral Ir	-	adie dit				
	<u>N (RCON<7>)</u> es all unmaske		al interrunts				
	es all peripher	· ·					
When IPE	N (RCON<7>)	= 1:					
	es all low priori						
	es all low prior		-				
	TMR0 Overflov						
	es the TMR0 o es the TMR0 o						
	ITO External In		•				
	es the INT0 ex						
	es the INT0 ex		•				
RBIE: RB	Port Change I	nterrupt En	able bit				
	es the RB port						
	es the RB port	-					
	MR0 Overflov	•	0				
	register has or register did no		must de clea	ared in softv	vare)		
	IT0 External In		ı bit				
	IT0 external in		•	be cleared i	n software b	ov reading P	ORTB)
	IT0 external in					, 0	,
RBIF: RB	Port Change I	nterrupt Fla	g bit				
	st one of the R				be cleared in	n software)	
	of the RB7:RB	-	-				
Note:	A mismatch mismatch co					g PORTB v	vill end the

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

PIC18FXX8

REGISTER 8-2:		INTCON2: INTERRUPT CONTROL REGISTER 2										
		R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	U-0	R/W-1			
		RBPU	INTEDG0	INTEDG1	_	_	TMR0IP	—	RBIP			
		bit 7							bit 0			
	bit 7	RBPU: PO	RTB Pull-up	Enable bit								
		 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values 										
	bit 6	INTEDG0: External Interrupt 0 Edge Select bit										
 1 = Interrupt on rising edge 0 = Interrupt on falling edge 												
4U.com	bit 5	INTEDG1: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge										
	bit 4-3	Unimplemented: Read as '0'										
	bit 2	TMR0IP: TMR0 Overflow Interrupt Priority bit										
		1 = High priority 0 = Low priority										
	bit 1	Unimplemented: Read as '0'										
	bit 0	RBIP: RB F	Port Change	Interrupt Pr	iority bit							
		1 = High p 0 = Low pr	•									
		Legend:										
		R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	0'			
		-n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

PIC18FXX8

REGIS	TER 8-3:	INTCON3: INTERRUPT CONTROL REGISTER 3										
		R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
		INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF			
		bit 7	•		1				bit 0			
	bit 7	INT2IP: IN	T2 External	Interrupt Pri	ority bit							
		1 = High pr 0 = Low pri	,									
	bit 6											
			1 = High priority 0 = Low priority									
	bit 5	it 5 Unimplemented: Read as '0'										
	bit 4	INT2IE: INT2 External Interrupt Enable bit										
		 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt 										
	bit 3	INT1IE: INT1 External Interrupt Enable bit										
		 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt 										
	bit 2	Unimplemented: Read as '0'										
	bit 1	INT2IF: INT2 External Interrupt Flag bit										
		 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur 										
	bit 0	INT1IF: IN	T1 External	Interrupt Fla	g bit							
		 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur 										
		Legend:										
		R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'			
		-n = Value at POR '1' = Bit is set '0' = Bit is cleared x =										

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

8.2 PIR Registers

The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts (Register 8-4 through Register 8-6). Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON register).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

		R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
v.DataSheet4U.com		PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF				
		bit 7							bit 0				
	L:4 7				/	· · (1)							
	bit 7	PSPIF: Para			•	•	loorod in oof	tworo)					
		1 = A read o 0 = No read	•		taken place	e (must be c	leared in soi	tware)					
	bit 6	ADIF: A/D C	Converter Ir	nterrupt Flag	bit								
		 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete PCIE: USAPT Receive Interrupt Flag bit 											
	bit 5	RCIF: USAF	RT Receive	Interrupt Fl	ag bit								
		 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty 											
	bit 4	 5 RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty 4 TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full 											
		1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written)											
		•											
	bit 2	CCP1IF: CCP1 Interrupt Flag bit											
		<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred											
		Compare m											
		 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 											
			-	compare ma	tch occurre	d							
		<u>PWM mode</u> Unused in tl	_										
	bit 1	TMR2IF: TN		Match Inte	rupt Flag bi	it							
		1 = TMR2 to 0 = No TMR	PR2 matc	h occurred	must be cle		ware)						
	bit 0	TMR1IF: TN	/IR1 Overflo	ow Interrupt	Flag bit								
		1 = TMR1 re		-	-	d in software	e)						
		0 = TMR1 re	egister did r	not overflow									
				only availabl			es. For PIC1	8F2X8 devi	ces, this bit				

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

_ /__

REGISTER 8-5:	PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2												
	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		CMIF ⁽¹⁾	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾					
	bit 7							bit 0					
bit 7	-	nented: Rea											
bit 6		mparator Int											
	 1 = Comparator input has changed 0 = Comparator input has not changed 												
bit 5	Unimplen	nented: Rea	ad as '0'										
bit 4	EEIF: EEF	EEIF: EEPROM Write Operation Interrupt Flag bit											
ataSheet4U.com		 1 = Write operation is complete (must be cleared in software) 0 = Write operation is not complete 											
bit 3	BCLIF: Bus Collision Interrupt Flag bit 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred												
bit 2	LVDIF: Low-Voltage Detect Interrupt Flag bit 1 = A low-voltage condition occurred (must be cleared in software) 0 = The device voltage is above the Low-Voltage Detect trip point												
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit												
	 1 = TMR3 register overflowed (must be cleared in software) 0 = TMR3 register did not overflow 												
bit 0	ECCP1IF: ECCP1 Interrupt Flag bit ⁽¹⁾												
	<u>Capture mode:</u> 1 = A TMR1 (TMR3) register capture occurred (must be cleared in software) 0 = No TMR1 (TMR3) register capture occurred												
	Compare		register ca		Su								
			ompare ma	tch occurred	l (must be c	leared in so	oftware)						
		•	•	atch occurre			,						
	PWM mod												
	Unused in	this mode.											
	Note 1:			ble on PIC18 I reads as 'o		ces. For PI	C18F2X8 de	evices, this bit					

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGIS	TER 8-6:	PIR3: PER	RIPHERAL	INTERRU	PT REQUE	ST (FLAG) REGISTI	ER 3					
		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF				
		bit 7							bit 0				
	bit 7	IRXIF: Inva	alid Message	e Received	Interrupt Flag	g bit							
					ed on the C/								
	bit 6	WAKIF: Bu	us Activity W	ake-up Inte	rrupt Flag bit	t							
		WAKIF: Bus Activity Wake-up Interrupt Flag bit 1 = Activity on the CAN bus has occurred 0 = Activity on the CAN bus has not occurred											
	bit 5	ERRIF: CA	N bus Error	Interrupt FI	ag bit								
t4U.com		1 = An error has occurred in the CAN module (multiple sources)0 = An error has not occurred in the CAN module											
	bit 4	TXB2IF: Transmit Buffer 2 Interrupt Flag bit											
		 1 = Transmit Buffer 2 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 2 has not completed transmission of a message 											
	bit 3	TXB1IF: Transmit Buffer 1 Interrupt Flag bit											
		 1 = Transmit Buffer 1 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 1 has not completed transmission of a message 											
	bit 2	TXB0IF: Transmit Buffer 0 Interrupt Flag bit											
		 1 = Transmit Buffer 0 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 0 has not completed transmission of a message 											
	bit 1	RXB1IF: Receive Buffer 1 Interrupt Flag bit											
		 1 = Receive Buffer 1 has received a new message 0 = Receive Buffer 1 has not received a new message 											
	bit 0	RXB0IF: Receive Buffer 0 Interrupt Flag bit											
		 1 = Receive Buffer 0 has received a new message 0 = Receive Buffer 0 has not received a new message 											
		Legend:											
		R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'				
						(0)		D					

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

8.3 PIE Registers

The Peripheral Interrupt Enable (PIE) registers contain the individual enable bits for the peripheral interrupts (Register 8-7 through Register 8-9). Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN is clear, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 8-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE					
	bit 7							bit 0					
						(1)							
bit 7				Vrite Interrup	ot Enable bit	(')							
			ead/write int ead/write in										
bit 6	ADIE: A/D	Converter Ir	nterrupt Ena	ble bit									
		1 = Enables the A/D interrupt											
		s the A/D in											
bit 5			Interrupt E										
			T receive in T receive in										
bit 4			t Interrupt E	•									
	1 = Enables	s the USAR	T transmit ir	nterrupt									
	0 = Disable	s the USAR	T transmit i	nterrupt									
bit 3	SSPIE: Ma	ster Synchro	onous Seria	I Port Interru	ipt Enable b	it							
		s the MSSP	•										
bit 2		s the MSSF											
DIL Z		s the CCP1	pt Enable bi	L									
		s the CCP1											
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	rrupt Enable	bit								
			to PR2 mat										
	0 = Disable	s the TMR2	to PR2 ma	tch interrupt									
bit 0	TMR1IE: T		•										
			overflow int	•									
			overflow in	lenupl									
	Note 1:	This bit is o	onlv availab	e on PIC18	F4X8 device	s. For PIC1	8F2X8 devi	ces. this bit					
			•	reads as '0'.				,					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGIS	TER 8-8:	PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2										
		U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CMIE ⁽¹⁾	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾			
		bit 7							bit 0			
	h i											
	bit 7	Unimplemented: Read as '0'										
	bit 6	CMIE: Comparator Interrupt Enable bit ⁽¹⁾ 1 = Enables the comparator interrupt										
	bit 5	Unimplem	ented: Rea	d as '0'								
	bit 4	EEIE: EEP	ROM Write	Interrupt En	able bit							
t4U.com		1 = Enabled 0 = Disabled										
	bit 3	BCLIE: Bus Collision Interrupt Enable bit										
		1 = Enabled										
		0 = Disabled										
	bit 2	LVDIE: Low-Voltage Detect Interrupt Enable bit										
		1 = Enable	d									
		0 = Disable	ed									
	bit 1	TMR3IE: T	MR3 Overfl	ow Interrupt	Enable bit							
			s the TMR3 es the TMR3									
	bit 0	ECCP1IE:	ECCP1 Inte	rrupt Enable	e bit ⁽¹⁾							
		1 = Enable	s the ECCP	1 interrupt								
		0 = Disable	es the ECCF	P1 interrupt								

Note 1: This bit is only available on PIC18F4X8 devices. For PIC18F2X8 devices, this bit is unimplemented and reads as '0'.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

RE	GISTER 8-9:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3										
		R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
		IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE			
		bit 7			<u> </u>				bit 0			
	bit 7			•	eived Interrup							
					age received age received							
	bit 6	WAKIE: Bus	s Activity W	ake-up Inte	rrupt Enable	bit						
		1 = Enables 0 = Disables										
	bit 5	ERRIE: CA	V bus Error	Interrupt E	nable bit							
Sheet4U.com		1 = Enables 0 = Disables										
	bit 4	TXB2IE: Tra	ansmit Buffe	er 2 Interrup	ot Enable bit							
			 1 = Enables the Transmit Buffer 2 interrupt 0 = Disables the Transmit Buffer 2 interrupt 									
	bit 3	TXB1IE: Tra	ansmit Buffe	er 1 Interrup	ot Enable bit							
		1 = Enables 0 = Disables										
	bit 2	TXB0IE: Tra	ansmit Buffe	er 0 Interrup	ot Enable bit							
		1 = Enables 0 = Disables										
	bit 1	RXB1IE: Re	ceive Buffe	er 1 Interrup	t Enable bit							
		1 = Enables 0 = Disables			•							
	bit 0	RXB0IE: Re	ceive Buffe	er 0 Interrup	t Enable bit							
		1 = Enables 0 = Disables			•							
		Legend:]			
		R = Readab	le bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	0'			

'1' = Bit is set

'0' = Bit is cleared

REGISTER 8-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

-n = Value at POR

x = Bit is unknown

8.4 IPR Registers

The Interrupt Priority (IPR) registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2 and IPR3). The operation of the priority bits requires that the Interrupt Priority Enable bit (IPEN) be set.

REGISTER 8-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

		R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
/w.DataSheet4U.com		bit 7							bit 0
	bit 7	PSPIP: Par	allel Slave	Port Read/W	/rite Interrup	ot Priority bit	(1)		
		1 = High pri 0 = Low prie	•						
	bit 6	•	•	nterrupt Prio	rity bit				
		1 = High pri 0 = Low prie	iority	·	·				
	bit 5	RCIP: USA	RT Receive	e Interrupt Pi	riority bit				
		1 = High pri 0 = Low prie	iority						
	bit 4	TXIP: USA	RT Transmi	it Interrupt P	riority bit				
		1 = High pri 0 = Low prie	•						
	bit 3	SSPIP: Mas	ster Synchr	onous Seria	l Port Interru	upt Priority b	it		
		1 = High pri 0 = Low prie	•						
	bit 2	CCP1IP: C	CP1 Interru	pt Priority bi	t				
		1 = High pri 0 = Low prie	-						
	bit 1	TMR2IP: T	MR2 to PR2	2 Match Inte	rrupt Priority	/ bit			
		1 = High pri 0 = Low prie							
	bit 0		MR1 Overfl iority	ow Interrupt	Priority bit				
				only availabl mented and			es. For PIC1	8F2X8 devi	ces, this bit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	_	CMIP ⁽¹⁾		EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾				
	bit 7							bit 0				
bit 7	Unimplem	nented: Rea	d as '0'									
bit 6	CMIP: Co	mparator Inte	errupt Priori	ty bit ⁽¹⁾								
	1 = High p 0 = Low pi	•										
bit 5	Unimplemented: Read as '0'											
bit 4	EEPROM Write Interrupt Priority bit											
	1 = High priority 0 = Low priority											
bit 3	BCLIP : Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority											
bit 2	LVDIP : Lo 1 = High p 0 = Low pi	•	etect Interru	upt Priority I	oit							
bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit											
	1 = High priority 0 = Low priority											
bit 0	ECCP1IP:	ECCP1 Inte	errupt Priorit	y bit ⁽¹⁾								
	1 = High p 0 = Low pi											

REGISTER 8-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

Note 1: This bit is only available on PIC18F4X8 devices. For PIC18F2X8 devices, this bit is unimplemented and reads as '0'.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

/ww.DataSheet4U.com

PIC18FXX8

=R 8-12:	IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3									
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP		
	bit 7							bit 0		
bit 7	IRXIP: Inv	alid Message	e Received I	nterrupt Pric	ority bit					
	1 = High p 0 = Low pr	•								
bit 6	WAKIP: B	us Activity W	/ake-up Inte	rrupt Priority	bit					
	1 = High p 0 = Low pr	,								
bit 5	ERRIP: C/	AN bus Error	Interrupt Pr	iority bit						
	1 = High p 0 = Low pr	•								
bit 4	TXB2IP: ⊺	ransmit Buff	er 2 Interrup	t Priority bit						
	1 = High p 0 = Low pr	-								
bit 3	TXB1IP: ⊺	ransmit Buff	er 1 Interrup	t Priority bit						
	1 = High p 0 = Low pr	,								
bit 2	TXB0IP: T	ransmit Buff	er 0 Interrup	t Priority bit						
	1 = High p 0 = Low pr	•								
bit 1	RXB1IP: F	Receive Buffe	er 1 Interrup	t Priority bit						
	1 = High p 0 = Low pr	•								
bit 0	RXB0IP: Receive Buffer 0 Interrupt Priority bit									
	1 = High p	•								
	0 = Low pr	iority								
	Legend:									
	R = Reada	able bit	W = W	ritable bit	U = Unim	nplemented	bit, read as '	0'		
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown		

REGISTER 8-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

x = Bit is unknown

8.5 RCON Register

The Reset Control (RCON) register contains the IPEN bit which is used to enable prioritized interrupts. The functions of the other bits in this register are discussed in more detail in **Section 4.14** "**RCON Register**".

REGISTER 8-13: RCON: RESET CONTROL REGISTER

-n = Value at POR

0-13.	RCON. RESET CONTROL REGISTER									
	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0		
	IPEN	_	—	RI	TO	PD	POR	BOR		
	bit 7							bit 0		
bit 7		priority leve	els on interru	•						
bit 6-5				upts (PIC16	CXXX Com	batibility mo	de)			
		Unimplemented: Read as '0'								
bit 4		RI: RESET Instruction Flag bit								
	For details of bit operation, see Register 4-3.									
bit 3	TO: Watcho	TO: Watchdog Time-out Flag bit								
	For details	of bit operat	ion, see Reg	gister 4-3.						
bit 2	PD: Power-	down Deteo	ction Flag bit	t						
	For details	of bit operat	ion, see Re	gister 4-3.						
bit 1	POR: Powe	er-on Reset	Status bit							
	For details	of bit operat	ion, see Reg	gister 4-3.						
bit 0	BOR: Brow	n-out Reset	t Status bit							
	For details	of bit operat	ion, see Reg	gister 4-3.						
	Legend:									
	R = Readat	ole bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as '	0'		

'0' = Bit is cleared

'1' = Bit is set

8.6 INT Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/CANTX/INT2 pins are edge triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxIF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxIE. Flag bit INTxIF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from Sleep if bit INTxIE was set prior to going into Sleep. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0; it is always a high priority interrupt source.

8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFFh \rightarrow 0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON register). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2 register). See Section 11.0 "Timer0 Module" for further details.

8.8 **PORTB Interrupt-on-Change**

An input change on PORTB<7:4> sets flag bit RBIF (INTCON register). The interrupt can be enabled/ disabled by setting/clearing enable bit RBIE (INTCON register). Interrupt priority for PORTB interrupt-onchange is determined by the value contained in the interrupt priority bit RBIP (INTCON2 register).

8.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3 "Fast Register Stack"), the user may need to save the WREG, Status and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

		·
MOVWF	W_TEMP	; W_TEMP is in Low Access bank
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR located anywhere
;		
; USER IS	R CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS TEMP, STATUS	; Restore STATUS

EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

9.0 I/O PORTS

Depending on the device selected, there are up to five general purpose I/O ports available on PIC18FXX8 devices. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

www.DataSheet4U.conThe data latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

9.1 PORTA, TRISA and LATA Registers

PORTA is a 7-bit wide, bidirectional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open-drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1). On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA6 and RA4 are configured as
	digital inputs.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set, when using them as analog inputs.

EXAMPLE 9-1: INITIALIZING PORTA

CLRF	PORTA		Initialize PORTA by
			clearing output data latches
CLRF	LATA	;	Alternate method to clear
		;	output data latches
MOVLW	07h	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	0CFh	;	Value used to initialize
		;	data direction
MOVWF	TRISA	;	Set RA3:RA0 as inputs,
		;	RA5:RA4 as outputs

PIC18FXX8





FIGURE 9-3: OSC2/CLKO/RA6 PIN BLOCK DIAGRAM



Name	Bit#	Buffer	Function
RA0/AN0/CVREF	bit 0	TTL	Input/output, analog input or analog comparator voltage reference output.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit 2	TTL	Input/output, analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.
RA4/T0CKI	bit 4	ST/OD	Input/output, external clock input for Timer0, output is open-drain type.
RA5/AN4/SS/LVDIN	bit 5	TTL	Input/output, analog input, slave select input for synchronous serial port or Low-Voltage Detect input.
OSC2/CLKO/RA6	bit 6	TTL	Oscillator clock output or input/output.

TABLE 9-1: PORTA FUNCTIONS

www.DataSheet4U.com**Legend:** TTL = TTL input, ST = Schmitt Trigger input, OD = Open-Drain

TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTA		RA6	RA5	RA4	RA3	RA2	RA1	RA0	-00x 0000	-uuu uuuu
LATA	—	Latch A	Data Out	out Regist	er				-xxx xxxx	-uuu uuuu
TRISA	—	PORTA	PORTA Data Direction Register							-111 1111
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATB register, read and write the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

		LL J-Z.	
t4	CLRF	PORTB	; Initialize PORTB by
			; clearing output
			; data latches
	CLRF	LATB	; Alternate method
			; to clear output
			; data latches
	MOVLW	0CFh	; Value used to
			; initialize data
			; direction
	MOVWF	TRISB	; Set RB3:RB0 as inputs
			; RB5:RB4 as outputs
			; RB7:RB6 as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2 register). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit RBIF (INTCON register). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

- Note 1: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin and should not be held low during normal operation to protect against inadvertent ICSP mode entry.
 - 2: When using Low-Voltage ICSP Programming (LVP), the pull-up on RB5 becomes disabled. If TRISB bit 5 is cleared, thereby setting RB5 as an output, LATB bit 5 must also be cleared for proper operation.




FIGURE 9-5: RB1:RB0 PINS BLOCK






FIGURE 9-6: RB2/CANTX/INT2 PIN BLOCK DIAGRAM







Name	Bit#	Buffer	Function
RB0/INT0	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 0 input. Internal software programmable weak pull-up.
RB1/INT1	bit 1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 1 input. Internal software programmable weak pull-up.
RB2/CANTX/ INT2	bit 2	TTL/ST ⁽¹⁾	Input/output pin, CAN bus transmit pin or external interrupt 2 input. Internal software programmable weak pull-up.
RB3/CANRX	bit 3	TTL	Input/output pin or CAN bus receive pin. Internal software programmable weak pull-up.
RB4	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/PGM	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low-voltage serial programming enable.
RB6/PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 9-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Data	LATB Data Output Register								uuuu uuuu
TRISB	PORTB Da	ata Direction	Register						1111 1111	1111 1111
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	_	_	TMR0IP	_	RBIP	1111-1	1111-1
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-1 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

9.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATC register, read and write the latched output value for PORTC.


PORTC is multiplexed with several peripheral functions (Table 9-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

EXAMP	LE 9-3:	INITIALIZING PORTC
CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC3:RC0 as inputs
		; RC5:RC4 as outputs
		; RC7:RC6 as inputs

FIGURE 9-8: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin, Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI	bit 1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit 2	ST	Input/output port pin or Capture 1 input/Compare 1 output/ PWM1 output.
RC3/SCK/SCL	bit 3	ST	Input/output port pin or synchronous serial clock for SPI TM /I ² C TM .
RC4/SDI/SDA	bit 4	ST	Input/output port pin or SPI data in (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit 5	ST	Input/output port pin or synchronous serial port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin, addressable USART asynchronous transmit or addressable USART synchronous clock.
RC7/RX/DT	bit 7	ST	Input/output port pin, addressable USART asynchronous receive or addressable USART synchronous data.

TABLE 9-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC D	ATC Data Output Register								uuuu uuuu
TRISC	PORTC	DRTC Data Direction Register								1111 1111

Legend: x = unknown, u = unchanged

9.4 PORTD, TRISD and LATD Registers

Note:	This	port	is	only	available	on	the
	PIC1	8F448	and	PIC1	8F458.		

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register for the port is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATD register read and write the latched output value for PORTD.


PORTD uses Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide, microprocessor port (Parallel Slave Port or PSP) by setting the control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.0 "Parallel Slave Port"** for additional information.

PORTD is also multiplexed with the analog comparator module and the ECCP module.

EXAMF	PLE 9-4:	INITIALIZING PORTD
CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; comparator off
MOVWF	CMCON	
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD3:RD0 as inputs
		; RD5:RD4 as outputs
		; RD7:RD6 as inputs

FIGURE 9-9: PORTD BLOCK DIAGRAM IN I/O PORT MODE



Name	Bit#	Buffer Type	Function
RD0/PSP0/C1IN+	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 0 or C1IN+ comparator input.
RD1/PSP1/C1IN-	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 1 or C1IN- comparator input.
RD2/PSP2/C2IN+	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 2 or C2IN+ comparator input.
RD3/PSP3/C2IN-	bit 3	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 3 or C2IN- comparator input.
RD4/PSP4/ECCP1/P1A	bit 4	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 4 or ECCP1/P1A pin.
RD5/PSP5/P1B	bit 5	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 5 or P1B pin.
RD6/PSP6/P1C	bit 6	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 6 or P1C pin.
RD7/PSP7/P1D	bit 7	ST/TTL ⁽¹⁾	Input/output port pin, Parallel Slave Port bit 7 or P1D pin.

TABLE 9-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 9-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD [LATD Data Output Register								uuuu uuuu
TRISD	PORTE	PORTD Data Direction Register							1111 1111	1111 1111
TRISE	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

9.5 PORTE, TRISE and LATE Registers

Note:	This	port	is	only	available	on	the
	PIC1	8F448	and	PIC1	8F458.		

PORTE is a 3-bit wide, bidirectional port. PORTE has three pins (RE0/AN5/RD, RE1/AN6/WR/C1OUT and RE2/AN7/CS/C2OUT) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The corresponding Data Direction register for the port is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The TRISE register also controls the operation of the Parallel Slave Port through the control bits in the upper half of the register. These are shown in Register 9-1.

When the Parallel Slave Port is active, the PORTE pins function as its control inputs. For additional details, refer to **Section 10.0** "**Parallel Slave Port**".

PORTE pins are also multiplexed with inputs for the A/D converter and outputs for the analog comparators. When selected as an analog input, these pins will read as '0's. Direction bits TRISE<2:0> control the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

EXAMP	LE 9-5:	INITIALIZING PORTE				
CLRF	; Initialize PORTE by					
		; clearing output				
		; data latches				
CLRF	LATE	; Alternate method				
		; to clear output				
		; data latches				
MOVLW	03h	; Value used to				
		; initialize data				
		; direction				
MOVWF	TRISE	; Set RE1:RE0 as inputs				
		; RE2 as an output				
		; (RE4=0 - PSPMODE Off)				




FIGURE 9-10: PORTE BLOCK DIAGRAM

REGISTER 9-1:	TRISE REGISTER								
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
	IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0	
	bit 7							bit 0	
bit 7	IBF: Input Buffer Full Status bit								
	 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received 								
bit 6	OBF: Output Buffer Full Status bit								
bit 5	IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode)								
	 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred 								
bit 4	PSPMODE: Parallel Slave Port Mode Select bit								
	1 = Parallel Slave Port mode 0 = General Purpose I/O mode								
bit 3	Unimplemented: Read as '0'								
bit 2	TRISE2: RE2 Direction Control bit								
	1 = Input								
bit 1	TRISE1: RE1 Direction Control bit								
<pre>1 = Input 0 = Output bit 0 TRISE0: RE0 Direction Control bit 1 = Input 0 = Output</pre>									
	Legend:								
	R = Reada	able bit	W = V	Vritable bit	U = Unim	plemented l	bit, read as '	0'	
	-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)							nknown	

Name	Name Bit# Buffer Type		Function					
RE0/AN5/RD	bit 0	ST/TTL ⁽¹⁾	Input/output port pin, analog input or read control input in Parallel Slave Port mode.					
RE1/AN6/WR/C1OUT	bit 1	ST/TTL ⁽¹⁾	Input/output port pin, analog input, write control input in Parallel Slave Port mode or Comparator 1 output.					
RE2/AN7/CS/C2OUT	bit 2	ST/TTL ⁽¹⁾	Input/output port pin, analog input, chip select control input in Parallel Slave Port mode or Comparator 2 output.					

TABLE 9-9: PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 9-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TRISE	IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0	0000 -111	0000 -111
PORTE	_			—		Read PORTE pin/ Write PORTE Data Latch			xxx	uuu
LATE	—	_		—		Read PORTE Data Latch/ Write PORTE Data Latch			xxx	uuu
ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

10.0 PARALLEL SLAVE PORT

Note:	The Parallel Slave Port is only available on	
	PIC18F4X8 devices.	

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 9-1). Setting control bit PSPMODE (TRISE<4>) enables PSP operation. In Slave mode, the port is asynchronously readable and writable by the external world.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit PSPMODE enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The timing for the control signals in Write and Read modes is shown in Figure 10-2 and Figure 10-3, respectively.



PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)




FIGURE 10-2: PARALLEL SLAVE PORT WRITE WAVEFORMS

PIC18FXX8




TABLE 10-1: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	Valu all o Res	ther
PORTD	Port Data Latch when written; Port pins when read								xxxx	xxxx	uuuu	uuuu
LATD	LATD Data Output bits							xxxx	xxxx	uuuu	uuuu	
TRISD	PORTD Data Direction bits							1111	1111	1111	1111	
PORTE			—			RE2	RE1	RE0		-xxx		-000
LATE	LATE Data Output bits									-xxx		-uuu
TRISE	IBF	IBF OBF IBOV PSPMODE — PORTE Data Direction bits					tion bits	0000	-111	0000	-111	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- · Edge select for external clock

Register 11-1 shows the Timer0 Control register (T0CON).

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The TOCON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

Note: Timer0 is enabled on POR.

REGISTER 11-1:	T0CON: TIMER0 CONTROL REGISTER
www.DataSheet4U.com	


R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 TOCS: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 PSA: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value


	Legenu.			
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8









11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the TOCS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0L register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0L register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x.... etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode or FFFFh to 000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

11.4 16-Bit Mode Timer Reads and Writes

Timer0 can be set in 16-bit mode by clearing the T08BIT in T0CON. Registers TMR0H and TMR0L are used to access the 16-bit timer value.

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-1). The high byte of the Timer0 timer/counter is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of the buffered value of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0L	Timer0 Module Low Byte Register							XXXX XXXX	uuuu uuuu	
TMR0H	Timer0 Module High Byte Register								0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	— PORTA Data Direction Register ⁽¹⁾								-111 1111	-111 1111

 TABLE 11-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

Note 1: Bit 6 of PORTA, LATA and TRISA is enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, it is disabled and reads as '0'.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module special event trigger

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled/ disabled by setting/clearing control bit, TMR1ON (T1CON register).

Figure 12-1 is a simplified block diagram of the Timer1 module.

Note: Timer1 is disabled on POR.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

12-1.				LOISILK				
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7	RD16: 16-bit Read/Write Mode Enable bit							
	1 = Enables register read/write of Timer1 in one 16-bit operation							
	0 = Enables register read/write of Timer1 in two 8-bit operations							
bit 6	Unimplemented: Read as '0'							
bit 5-4	T1CKPS1:	T1CKPS0:	Timer1 Inpu	t Clock Pres	cale Select b	oits		
	11 = 1:8 Pr	escale value	е					
	10 =1:4 Pr	escale value	е					
	01 = 1:2 Pr	escale value	e					
	00 = 1:1 Pr	escale value	e					
bit 3	T1OSCEN	: Timer1 Os	cillator Enat	ole bit				
	1 = Timer1 oscillator is enabled							
	0 = Timer1 oscillator is shut-off							
	The oscillator inverter and feedback resistor are turned off to eliminate power drain.							
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Select bit							
	When TMR	<u> R1CS = 1:</u>						
	1 = Do not	synchronize	e external cl	ock input				

0 = Synchronize external clock input

When TMR1CS = $\underline{0}$:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR1ON: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON register).

When TMR1CS is clear, Timer1 increments every instruction cycle. When TMR1CS is set, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP module (**Section 15.1** "**CCP1 Module**").





FIGURE 12-1: TIMER1 BLOCK DIAGRAM





12.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON register). The oscillator is a low-power oscillator rated up to 50 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 12-1:	CAPACITOR SELECTION FOR
	THE ALTERNATE

cor	m USCILLATUR						
	Osc Type	Freq	FreqC132 kHzTBD(1)				
	LP	32 kHz					
	Crystal to be Tested:						
	32.768 kHz Epson C-001R32.768K-A ±20 PPM						

- **Note 1:** Microchip suggests 33 pF as a starting point in validating the oscillator circuit.
 - **2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.

12.3 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR registers). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE registers).

12.4 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special even	t triggers from	the CCP	1					
	module will not set interrupt flag bit,								
	TMR1IF (PIR reg	isters).							

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

12.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON register) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTEI

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all c	e on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TMR1L	L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									xxxx	uuuu	uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	u-uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

www.DataSheet4 Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Register 13-1 shows the Timer2 Control register. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON register) to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON register). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, PIR registers).

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

Note: Timer2 is disabled on POR.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 **TOUTPS3:TOUTPS0**: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale

0001 = 1:2 Postscale

- .

1111 = 1:16 Postscale

- bit 2 TMR2ON: Timer2 On bit
 - 1 = Timer2 is on
 - 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

- 00 = Prescaler is 1
- 01 = Prescaler is 4
- 1x = Prescaler is 16


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

13.3 Output of TMR2

The output of TMR2 (before the postscaler) is a clock input to the Synchronous Serial Port module which optionally uses it to generate the shift clock.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TMR2	Timer2 Module Register									0000	0000	0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
PR2	Timer2 Peri	iod Register							1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP1/ECCP1 module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP1 and ECCP1 clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN) which can be a clock source for Timer3.

Note: Timer3 is disabled on POR.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations

bit 6.3 T3ECCP1:T3CCP1: Timer3 and Timer1 to CCP1/ECCP1 Enable bits

- 1x = Timer3 is the clock source for compare/capture CCP1 and ECCP1 modules
- 01 = Timer3 is the clock source for compare/capture of ECCP1,
 - Timer1 is the clock source for compare/capture of CCP1

00 = Timer1 is the clock source for compare/capture CCP1 and ECCP1 modules

bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits

- 11 = 1:8 Prescale value
- 10 = 1:4 Prescale value
- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value

bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit

(Not usable if the system clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

bit 1 TMR3CS: Timer3 Clock Source Select bit

> 1 = External clock input from Timer1 oscillator or T1CKI (on the rising edge after the first falling edge) 0 = Internal clock (Fosc/4)

bit 0 TMR3ON: Timer3 On bit

- 1 = Enables Timer3
- 0 = Stops Timer3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

14.1 Timer3 Operation

Timer3 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON register).

When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer3 also has an internal "Reset input". This Reset can be generated by the CCP module (**Section 15.1** "**CCP1 Module**").




FIGURE 14-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE




FIGURE 14-1: TIMER3 BLOCK DIAGRAM

14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN bit (T1CON register). The oscillator is a low-power oscillator rated up to 50 kHz. Refer to **Section 12.0 "Timer1 Module"** for Timer1 oscillator details.

14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to 0FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR registers). This interrupt can be enabled/disabled by setting/ clearing TMR3 Interrupt Enable bit, TMR3IE (PIE registers).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CC	Р
	module will not set interrupt flag k	oit
	TMR3IF (PIR registers).	

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer3. Refer to **Section 15.0** "**Capture/Compare/PWM (CCP) Modules**" for CCP details.

TABLE 14-1. REGISTERS ASSOCIATED WITH HIVLERS AS A HIVLER/COUNTER	TABLE 14-1:	REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER
---	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B	-	Valu all o Res	ther
INTCON	GIE/ GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 0	000x	0000	000u
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0	0000	- 0 - 0	0000
PIE2	—	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0	0000	- 0 - 0	0000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1 1	1111	-1-1	1111
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register							xxxx x	xxxx	uuuu	uuuu	
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								xxxx x	xxxx	uuuu	uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00 0	0000	u-uu	uuuu
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0	0000	uuuu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM Duty Cycle register.

The operation of the CCP module is identical to that of the ECCP module (discussed in detail in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module") with two exceptions. The CCP module has a Capture special event trigger that can be used as a message received time-stamp for the CAN module (refer to **Section 19.0 "CAN Module"** for CAN operation) which the ECCP module does not. The ECCP module, on the other hand, has Enhanced PWM functionality and auto-shutdown capability. Aside from these, the operation of the module described in this section is the same as the ECCP.

The control register for the CCP module is shown in Register 15-1. Table 15-2 (following page) details the interactions of the CCP and ECCP modules.

REGISTER 15-1: CCP1CON: CCP1 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0

Capture mode:
Unused.
Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Capture mode, CAN message received (CCP1 only)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high (CCPIF bit is set)
- 1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low (CCPIF bit is set)
- 1010 = Compare mode, CCP pin is unaffected (CCPIF bit is set)
- 1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP resets TMR1 or TMR3 and starts an A/D conversion if the A/D module is enabled)
- 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Table 15-1 shows the timer resources of the CCP module modes.

TABLE 15-1: CCP1 MODE – TIMER RESOURCE

	CCP1 Mode	Timer Resource
eet4U.com	Capture Compare PWM	Timer1 or Timer3 Timer1 or Timer3 Timer2

15.2 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16bit value of the TMR1 or TMR3 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR registers), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

15.2.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer used with each CCP module is selected in the T3CON register.

CCP1 Mode	ECCP1 Mode	Interaction
Capture	Capture	TMR1 or TMR3 time base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger which clears either TMR1 or TMR3, depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger which clears TMR1 or TMR3, depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

TABLE 15-2: INTERACTION OF CCP1 AND ECCP1 MODULES

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE registers) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in operating mode.

15.2.4 CCP1 PRESCALER

There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

15.2.5 CAN MESSAGE TIME-STAMP


The CAN capture event occurs when a message is received in either of the receive buffers. The CAN module provides a rising edge to the CCP1 module to cause a capture event. This feature is provided to time-stamp the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on RC2/CCP1.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.3 Compare Mode

In Compare mode, the 16-bit CCPR1 and ECCPR1 register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCP1 pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high-to-low or low-to-high)
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0. At the same time, interrupt flag bit CCP1IF is set.

15.3.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force									
	the CCP1 compare output latch to the									
	default low level. This is not the data latch.									

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE


When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

15.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. Additionally, the ECCP1 special event trigger will start an A/D conversion if the A/D module is enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Note: The special event trigger from the ECCP1 module will not set the Timer1 or Timer3 interrupt flag bits.

							Value on		Value on			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR,	-		ther sets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISD	PORTD Da	ata Direction	Register						1111	1111	1111	1111
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu	
TMR1H	Holding Re	gister for the	e Most Sign	ificant Byte	of the 16-bit	TMR1 Regi	ster		xxxx	xxxx	uuuu	uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	u-uu	uuuu
CCPR1L	Capture/Co	ompare/PWN	/ Register 1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	mpare/PWN	/I Register 1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	- 0 - 0	0000	- 0 - 0	0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	- 0 - 0	0000	- 0 - 0	0000
IPR2	_	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1	1111	-1-1	1111
TMR3L	Holding Re	gister for the	e Least Sigr	nificant Byte	of the 16-bi	t TMR3 Reg	jister		xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register							xxxx	xxxx	uuuu	uuuu	
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	uuuu	uuuu

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force								
	the CCP1 PWM output latch to the default								
	low level. This is not the PORTC I/O data latch.								

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


www.DataSheet4 For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 15.4.3 "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 15-4: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.


EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H



15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 15-2:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 15-3:

PWM Resolution (max) =
$$\frac{\log(\frac{\text{Fosc}}{\text{FPWM}})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

ww.DataSheet4U.com

15.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 15-4:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz
IADEE IV 4.	

PWM Frequency	2.44 kHz	9.76 kHz	39.06 kHz	156.3 kHz	312.5 kHz	416.6 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0FFh	0FFh	0FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other sets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TRISD	PORTD Da	ata Direction	Register						1111	1111	1111	1111
TMR2	Timer2 Mo	dule Registe	er						0000	0000	0000	0000
PR2	Timer2 Mo	dule Period	Register						1111	1111	1111	1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Compare/PWM Register1 (MSB)							xxxx	xxxx	uuuu	uuuu	
CCP1CON	_		DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The EC	CP (Enha	ance	ed Cap	ture/Compa	are/
	PWM)	module	is	only	available	on
	PIC18F	448 and F	PIC1	8F458	devices.	

This module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. The operation of the ECCP module differs from the CCP (discussed in detail in **Section 15.0 "Capture/Compare/PWM (CCP) Modules"**) with the addition of an Enhanced PWM module which allows for up to 4 output channels and user selectable polarity. These features are discussed in detail in **Section 16.5** "Enhanced PWM Mode". The module can also be programmed for automatic shutdown in response to various analog or digital events.

The control register for ECCP1 is shown in Register 16-1.

REGISTER 16-1: ECCP1CON: ECCP1 CONTROL REGISTER

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 EPWM1M1 EPWM1M0 EDC1B0 ECCP1M3 ECCP1M2 ECCP1M1 ECCP1M0 EDC1B1 bit 7 bit 0 bit 7-6 EPWM1M<1:0>: PWM Output Configuration bits If ECCP1M<3:2> = 00, 01, 10: xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins If ECCP1M<3:2> = 11: 00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output; P1A, P1B modulated with deadband control; P1C, P1D assigned as port pins 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive bit 5-4 EDC1B<1:0>: PWM Duty Cycle Least Significant bits Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in ECCPR1L. bit 3-0 ECCP1M<3:0>: ECCP1 Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCP module) 0001 = Unused (reserved) 0010 = Compare mode, toggle output on match (ECCP1IF bit is set) 0011 = Unused (reserved) 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (ECCP1IF bit is set) 1001 = Compare mode, clear output on match (ECCP1IF bit is set) 1010 = Compare mode, ECCP1 pin is unaffected (ECCP1IF bit is set) 1011 = Compare mode, trigger special event (ECCP1IF bit is set; ECCP resets TMR1or TMR3 and starts an A/D conversion if the A/D module is enabled) 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

16.1 ECCP1 Module

Enhanced Capture/Compare/PWM Register 1 (ECCPR1) is comprised of two 8-bit registers: ECCPR1L (low byte) and ECCPR1H (high byte). The ECCP1CON register controls the operation of ECCP1; the additional registers, ECCPAS and ECCP1DEL, control Enhanced PWM specific features. All registers are readable and writable.

Table 16-1 shows the timer resources for the ECCP module modes. Table 16-2 describes the interactions of the ECCP module with the standard CCP module.

w.DataSheet4U.com

In PWM mode, the ECCP module can have up to four available outputs, depending on which operating mode is selected. These outputs are multiplexed with PORTD and the Parallel Slave Port. Both the operating mode and the output pin assignments are configured by setting PWM output configuration bits, EPWM1M1:EPWM1M0 (ECCP1CON<7:6>). The specific pin assignments for the various output modes are shown in Table 16-3.

TABLE 16-1: ECCP1 MODE – TIMER RESOURCE

ECCP1 Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

ECCP1 Mode	CCP1 Mode	Interaction
Capture	Capture	TMR1 or TMR3 time base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger which clears either TMR1 or TMR3 depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger which clears TMR1 or TMR3 depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

TABLE 16-2: INTERACTION OF CCP1 AND ECCP1 MODULES

TABLE 16-3: F	PIN ASSIGNMENTS FOR VARIOUS ECCP MODES
---------------	--

ECCP Mode ⁽¹⁾	ECCP1CON Configuration	RD4	RD5	RD6	RD7
Conventional CCP Compatible	00xx11xx	ECCP1	RD<5>, PSP<5>	RD<6>, PSP<6>	RD<7>, PSP<7>
Dual Output PWM ⁽²⁾	10xx11xx	P1A	P1B	RD<6>, PSP<6>	RD<7>, PSP<7>
Quad Output PWM ⁽²⁾	x1xx11xx	P1A	P1B	P1C	P1D

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP in a given mode.

Note 1: In all cases, the appropriate TRISD bits must be cleared to make the corresponding pin an output.

2: In these modes, the PSP I/O control for PORTD is overridden by P1B, P1C and P1D.

16.2 Capture Mode

The Capture mode of the ECCP module is virtually identical in operation to that of the standard CCP module as discussed in **Section 15.1 "CCP1 Module"**. The differences are in the registers and port pins involved:

- The 16-bit Capture register is ECCPR1 (ECCPR1H and ECCPR1L);
- The capture event is selected by control bits ECCP1M3:ECCP1M0 (ECCP1CON<3:0>);
- The interrupt bits are ECCP1IE (PIE2<0>) and ECCP1IF (PIR2<0>); and
- The capture input pin is RD4 and its corresponding direction control bit is TRISD<4>.

Other operational details, including timer selection, output pin configuration and software interrupts, are exactly the same as the standard CCP module.

16.2.1 CAN MESSAGE TIME-STAMP

TABLE 16-4:

The special capture event for the reception of CAN messages (Section 15.2.5 "CAN Message Time-Stamp") is not available with the ECCP module.

16.3 Compare Mode

The Compare mode of the ECCP module is virtually identical in operation to that of the standard CCP module as discussed in **Section 15.2 "Capture Mode"**. The differences are in the registers and port pins as described in **Section 16.2 "Capture Mode"**. All other details are exactly the same.

16.3.1 SPECIAL EVENT TRIGGER

Except as noted below, the special event trigger output of ECCP1 functions identically to that of the standard CCP module. It may be used to start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the ECCP1 module will not set the Timer1 or Timer3 interrupt flag bits.

	TIMER1 AND TIMER3									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1 Bit 0		Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR2	_	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	_	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	_	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1 1111	-1-1 1111
TMR1L	Holding Reg	ister for the l	_east Signi	ficant Byte	of the 16-bit	TMR1 Regi	ster		xxxx xxxx	uuuu uuuu
TMR1H	Holding Reg	ister for the l	Most Signif	icant Byte c	of the 16-bit	TMR1 Regis	ster		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
TMR3L	Holding Reg	ister for the l	_east Signi	ficant Byte	of the 16-bit	TMR3 Regi	ster		XXXX XXXX	uuuu uuuu
TMR3H	Holding Reg	ister for the l	Most Signif	icant Byte c	of the 16-bit	TMR3 Regis	ster		XXXX XXXX	uuuu uuuu
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
ECCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
ECCPR1H	Capture/Compare/PWM Register1 (MSB)							xxxx xxxx	uuuu uuuu	
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	0000 0000

REGISTERS ASSOCIATED WITH ENHANCED CAPTURE, COMPARE,

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the ECCP module and Timer1.

16.4 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 15.4** "**PWM Mode**". The differences in registers and ports are as described in **Section 16.2** "**Capture Mode**". In addition, the two Least Significant bits of the 10-bit PWM duty cycle value are represented by ECCP1CON<5:4>.

Note:	When setting up single output PWM										
	operations, users are free to use either of										
	the processes described in Section 15.4.3										
	"Setup for PWM Operation" or										
U.com	Section 16.5.8 "Setup for PWM Opera-										
	tion". The latter is more generic, but will										
	work for either single or multi-output PWM.										

16.5 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is an upwardly compatible version of the standard CCP module and is modified to provide up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the EPWM1M1:EPWM1M0 and ECCP1M3:ECCP1M0 bits of the ECCP1CON register (ECCP1CON<7:6> and ECCP1CON<3:0>, respectively). Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when the assigned timer resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 TOSC).

As before, the user must manually configure the appropriate TRISD bits for output.

16.5.1 PWM OUTPUT CONFIGURATIONS

The EPWM1M<1:0> bits in the ECCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 15.4** "**PWM Mode**". The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-2.





FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE

PIC18FXX8



- Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * ECCP1DEL

16.5.2 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The RD4/PSP4/ ECCP1/P1A pin has the PWM output signal, while the RD5/PSP5/P1B pin has the complementary PWM output signal (Figure 16-3). This mode can be used for half-bridge applications, as shown in Figure 16-4, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in bridge power devices. The value of register ECCP1DEL dictates the number of clock cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.5.4 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTD<4> and PORTD<5> data latches, the TRISD<4> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-3: HALF-BRIDGE PWM OUTPUT





FIGURE 16-4: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



P1A, P1B, P1C and P1D outputs are multiplexed with the PORTD<4:7> data latches. The TRISD<4:7> bits

must be cleared to make the P1A, P1B, P1C and P1D

16.5.3 FULL-BRIDGE MODE


In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin RD4/PSP4/ECCP1/P1A is continuously active and pin RD7/PSP7/P1D is modulated. In the Reverse mode, RD6/PSP6/P1C pin is continuously active and RD5/PSP5/P1B pin is modulated. These are illustrated in Figure 16-5.

FIGURE 16-5: FULL-BRIDGE PWM OUTPUT

FORWARD MODE Period www.DataSheet4U.com P1A⁽²⁾ Duty Cycle P1B⁽²⁾ P1C⁽²⁾ P1D⁽²⁾ 1(1) (1) **REVERSE MODE** Period Duty Cycle P1A⁽²⁾ P1B⁽²⁾ P1C(2) P1D⁽²⁾ (1) (1) Note 1: At this time, the TMR2 register is equal to the PR2 register. 2: Output signal is shown as asserted high.

pins output.





16.5.3.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the EPWM1M1 bit in the ECCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the ECCP1 module will assume the new direction on the next PWM cycle. The current PWM cycle still continues, however, the non-modulated outputs, P1A and P1C signals, will transition to the new direction Tosc, 4 Tosc or 16 Tosc earlier (for T2CKRS<1:0> = 00, 01 or 1x, respectively) before the end of the period. During this transition cycle, the modulated outputs, P1B and P1D, will go to the inactive state (Figure 16-7).

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when all of the following conditions are true:


- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than turn-on time.

Figure 16-8 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current flows through power devices QB and QD (see Figure 16-6) for the duration of 't'. The same phenomenon will occur to power devices QA and QC for PWM direction change from reverse to forward.


If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Avoid changing PWM output direction at or near 100% duty cycle.
- 2. Use switch drivers that compensate the slow turn off of the power devices. The total turn-off time (t_{off}) of the power device and the driver must be less than the turn-on time (t_{on}) .









16.5.4 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge or full-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require longer time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches will be on for a short period of time until one switch completely turns off. During this time, a very high current (*shoot-through current*) flows through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on the power switch is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-3 for illustration. The ECCP1DEL register (Register 16-2) sets the amount of delay.

16.5.5 SYSTEM IMPLEMENTATION

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller powers up, all of the I/O pins are in the high-impedance state. The external pull-up and pull-down resistors must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

16.5.6 START-UP CONSIDERATIONS

Prior to enabling the PWM outputs, the P1A, P1B, P1C and P1D latches may not be in the proper states. Enabling the TRISD bits for output at the same time with the ECCP1 module may cause damage to the power switch devices. The ECCP1 module must be enabled in the proper output mode with the TRISD bits enabled as inputs. Once the ECCP1 completes a full PWM cycle, the P1A, P1B, P1C and P1D output latches are properly initialized. At this time, the TRISD bits can be enabled for outputs to start driving the power switch devices. The completion of a full PWM cycle is indicated by the TMR2IF bit going from a '0' to a '1'.

16.5.7 OUTPUT POLARITY CONFIGURATION

The ECCP1M<1:0> bits in the ECCP1CON register allow user to choose the logic conventions (asserted high/low) for each of the outputs.

The PWM output polarities must be selected before the PWM outputs are enabled. Charging the polarity configuration while the PWM outputs are active is not recommended since it may result in unpredictable operation.

REGISTER 16-2: ECCP1DEL: PWM DELAY REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EPDC7 | EPDC6 | EPDC5 | EPDC4 | EPDC3 | EPDC2 | EPDC1 | EPDC0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EPDC<7:0>: PWM Delay Count for Half-Bridge Output Mode bits

Number of Fosc/4 (Tosc * 4) cycles between the P1A transition and the P1B transition.

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$

16.5.8 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM module:
 - a) Disable the ECCP1/P1A, P1B, P1C and/or P1D outputs by setting the respective TRISD bits.
 - b) Set the PWM period by loading the PR2 register.
 - c) Set the PWM duty cycle by loading the ECCPR1L register and ECCP1CON<5:4> bits.
 - d) Configure the ECCP1 module for the desired PWM operation by loading the ECCP1CON register with the appropriate value. With the ECCP1M<3:0> bits, select the active-high/low levels for each PWM output. With the EPWM1M<1:0> bits, select one of the available output modes.
 - e) For Half-Bridge Output mode, set the deadband delay by loading the ECCP1DEL register with the appropriate value.

- 2. Configure and start TMR2:
 - a) Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit in the PIR1 register.
 - b) Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - c) Enable Timer2 by setting the TMR2ON bit (T2CON<2>) register.
- 3. Enable PWM outputs after a new cycle has started:
 - a) Wait until TMR2 overflows (TMR2IF bit becomes a '1'). The new PWM cycle begins here.
 - b) Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISD bits.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	ie on other sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01	110q	0 0	011q
IPR2	_	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1	1111	-1-1	1111
PIR2	_	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	- 0 - 0	0000	-0-0	0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	- 0 - 0	0000	-0-0	0000
TMR2	Timer2 Mod	lule Register							0000	0000	0000	0000
PR2	Timer2 Mod	lule Period Re	egister						1111	1111	1111	1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
TRISD	PORTD Dat	a Direction R	egister						1111	1111	1111	1111
ECCPR1H	Enhanced C	Capture/Comp	are/PWM R	egister 1 H	igh Byte				xxxx	xxxx	uuuu	uuuu
ECCPR1L	Enhanced C	Capture/Comp	are/PWM R	egister 1 Lo	ow Byte				xxxx	xxxx	uuuu	uuuu
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000	0000	0000	0000
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000	0000	0000	0000
ECCP1DEL	EPDC7	EPDC6	EPDC5	EPDC4	EPDC3	EPDC2	EPDC1	EPDC0	0000	0000	uuuu	uuuu

TABLE 16-5: REGISTERS ASSOCIATED WITH ENHANCED PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the ECCP module.

16.6 Enhanced CCP Auto-Shutdown

When the ECCP is programmed for any of the PWM modes, the output pins associated with its function may be configured for auto-shutdown.

Auto-shutdown allows the internal output of either of the two comparator modules, or the external interrupt 0, to asynchronously disable the ECCP output pins. Thus, an external analog or digital event can discontinue an ECCP sequence. The comparator output(s) to be used is selected by setting the proper mode bits in the ECCPAS register. To use external interrupt INTO as a shutdown event, INTOIE must be set. To use either of the comparator module outputs as a shutdown event, corresponding comparators must be enabled. When a shutdown occurs, the selected output values (PSSACn, PSSBDn) are written to the ECCP port pins. The internal shutdown signal is gated with the outputs and will immediately and asynchronously disable the outputs. If the internal shutdown is still in effect at the time a new cycle begins, that entire cycle is suppressed, thus eliminating narrow, glitchy pulses.

The ECCPASE bit is set by hardware upon a comparator event and can only be cleared in software. The ECCP outputs can be re-enabled only by clearing the ECCPASE bit.

The Auto-Shutdown mode can be manually entered by writing a '1' to the ECCPASE bit.

REGISTER 16-3: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0			
	bit 7							bit 0			
bit 7	ECCPASE	ECCPASE: ECCP Auto-Shutdown Event Status bit									
			,	tdown event d, must be re		are to re-en	able ECCP				
bit 6-4	ECCPAS<	2:0>: ECCP	Auto-Shutd	own bits							
	 000 = No auto-shutdown enabled, comparators have no effect on ECCP 001 = Comparator 1 output will cause shutdown 010 = Comparator 2 output will cause shutdown 011 = Either Comparator 1 or 2 can cause shutdown 100 = INTO 101 = INT0 or Comparator 1 output 110 = INT0 or Comparator 2 output 111 = INT0 or Comparator 1 or Comparator 2 output 										
bit 3-2	PSSACn: F	Pins A and C	Shutdown	State Contro	ol bits						
	01 = Drive	Pins A and Pins A and A and C tri-s	C to '1'								
bit 1-0	PSSBDn: F	Pins B and D	Shutdown	State Contro	ol bits						
		Pins B and									
	01 = Drive Pins B and D to '1' 1x = Pins B and D tri-state										
	17 – T 1113 L		laie								
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'			

 $R = Readable bit \qquad W = Writable bit \qquad U = Unimplemented bit, read as U$ $-n = Value at POR \qquad (1' = Bit is set \qquad (0' = Bit is cleared <math>x = Bit is unknown$

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) – RA5/AN4/SS/LVDIN

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI™ MODE)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
	SMP	CKE	D/A	Р	S	R/W	UA	BF
-	bit 7							bit 0

bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Edge Select bit 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>). D/A: Data/Address bit bit 5 Used in I²C mode only. bit 4 P: Stop bit Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. bit 3 S: Start bit Used in I²C mode only. R/W: Read/Write Information bit bit 2 Used in I²C mode only. UA: Update Address bit bit 1 Used in I²C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit (Transmit mode only)

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit

SPI Slave mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF even if only transmitting data to avoid setting overflow (must be cleared in software).
- 0 = No overflow
 - **Note:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- bit 5 SSPEN: Synchronous Serial Port Enable bit
 - 1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, these pins must be properly configured as input or output.

- bit 4 CKP: Clock Polarity Select bit
 - 1 = Idle state for clock is a high level
 - 0 = Idle state for clock is a low level
- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
 - 0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control enabled
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0000 = SPI Master mode, clock = Fosc/4
 - **Note:** Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ww.DataSheet4U.com

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then, set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- ww.DataSheet4U.com SCK (Slave mode) must have TRISC<3> bit set
 - SS must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 17-2: SPI™ MASTER/SLAVE CONNECTION

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 17-3: SPI™ MODE WAVEFORM (MASTER MODE)



17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep. Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit

17.3.7 SLAVE SELECT SYNCHRONIZATION

(SSPCON1<4>).

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch

must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When the SPI is in Slave mode with \overline{SS} pin
	control enabled (SSPCON1<3:0> = 0100),
	the SPI module will reset if the \overline{SS} pin is set
	to VDD.

2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.









FIGURE 17-6: SPI™ MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 17-1: SPI™ BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
TRISA	_	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	-111 1111	-111 1111
SSPBUF	Synchronou	us Serial Port	Receive B	uffer/Trans	mit Registe	r			xxxx xxxx	uuuu uuuu
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI™ OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPITM mode.**Note 1:**These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

17.4 I²C Mode


The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I²C MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
7 S $\begin{bmatrix} I \\ I $	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7			•	•	<u> </u>		bit (
7		r Slave mod ate control d	<u>de:</u> disabled for	Standard Sp High-Speed		100 kHz and kHz)	l 1 MHz)				
6	CKE: SMB	us Select bi	t								
	0 = Disable	SMBus spe SMBus sp									
5	D/A: Data// In Master m Reserved.										
		es that the la		eived or tran eived or tran							
4		es that a Sto t was not de		en detected	last						
	Note:			eset and wh	en SSPEN	is cleared.					
3	0 = Start bit	t was not de	etected last	en detected							
	Note:			eset and wh		is cleared.					
2	R/W: Read/Write Information bit (I ² C mode only) In <u>Slave mode:</u> 1 = Read 0 = Write										
	Note:						dress match bit or not A				
		<u>node:</u> iit is in prog iit is not in p									
	Note:	ORing this in Idle mod		I, RSEN, PE	N, RCEN o	r ACKEN wil	l indicate if tl	he MSSP i			
1	1 = Indicate	es that the u	iser needs to	-		the SSPADE) register				
C	 0 = Address does not need to be updated BF: Buffer Full Status bit <u>In Transmit mode:</u> 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty 										
	<u>In Receive</u> 1 = Data tra	<u>mode:</u> ansmit in pr	ogress (doe	s not include			, SSPBUF is SSPBUF is e				
	Legend:										
	R = Readal	ble bit	W = Writat	ole bit	U = Unimp	lemented bit	t, read as '0'				
	l	at POR	'1' = Bit is		'0' = Bit is		x = Bit is ur				

REGISTER	17-4:	SSPCON1	: MSSP CO		REGISTER	1 (I ² C MO	DE)		
		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
		bit 7							bit 0
	bit 7	WCOL: Wr	ite Collision	Detect bit					
		1 = A write	mission to b	BUF register		oted while the		ions were no	ot valid for
4U.com		1 = The SS	l in software	ter is writter	n while it is s	till transmitti	ng the previ	ous word (m	ust be
			mode (Mast on't care" bit		<u>modes):</u>				
	bit 6	SSPOV: Re	eceive Overf	low Indicato	or bit				
		be clea 0 = No ove <u>In Transmit</u>	is received w ared in softwa erflow	are)		ter is still hol	ding the pre	evious byte (must
	bit 5		/nchronous						
	bit 5	1 = Enable	s the serial p	port and con	figures the	SDA and SC ins as I/O pc		e serial port	pins
		Note:	When enab	led, the SDA	and SCL pir	ns must be pi	operly confi	gured as inpu	ut or output.
	bit 4	$\frac{\text{In Slave model}}{1 = \text{Release}}$ $0 = \text{Holds of}$	e clock clock low (clo		used to ens	sure data set	up time		
		In Master n Unused in t							
	bit 3-0	SSPM3:SS							
		$1110 = ^{2}C$ $1011 = ^{2}C$ $1000 = ^{2}C$ $0111 = ^{2}C$	Slave mode Firmware C	e, 7-bit addr Controlled M de, clock = F e, 10-bit add	ess with Sta aster mode Fosc/(4 * (Si Iress	art and Stop rt and Stop k (Slave Idle) SPADD + 1))	oit interrupts	s enabled enabled	
		Note:	Bit combina SPI mode c		becifically lis	ted here are	either rese	rved or impl	emented in

Legend:
5

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

REGIS	TER 17-5:	SSPCON2: MSSP CONTROL REGISTER 2 (I ² C MODE)										
		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
		bit 7			·				bit (
	bit 7	GCEN: G	eneral Call Er	hable bit (Sla	ve mode onl	y)						
			e interrupt wh al call addres	-	call address	s (0000h) is	received ir	the SSPSI	R			
	bit 6	ACKSTAT	: Acknowledg	je Status bit	(Master Tran	smit mode o	only)					
			wledge was r wledge was r									
	bit 5		Acknowledge cknowledge owledge	Data bit (Ma	ster Receive	mode only)						
		Note:	Value that w the end of a		itted when th	e user initia	tes an Ack	nowledge s	equence a			
	bit 4	1 = Initiat Autor	 ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence Idle 									
	bit 3	RCEN: Receive Enable bit (Master Mode only)										
			1 = Enables Receive mode for I^2C 0 = Receive Idle									
	bit 2	PEN: Stop Condition Enable bit (Master mode only)										
		 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Stop condition Idle 										
	bit 1	RSEN: Re	epeated Start	Condition Er	nable bit (Ma	ster mode o	nly)					
		 RSEN: Repeated Start Condition Enable bit (Master mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle 										
	bit 0	SEN: Start Condition Enable/Stretch Enable bit										
		In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Start condition Idle										
			<u>node:</u> stretching is e stretching is e					ve (stretch e	nabled)			
		Legend:										
		R = Reada	able bit	W = W	ritable bit	U = Unim	olemented	bit, read as	ʻ0'			
		-n = Value		'1' = Bi	in not	'0' = Bit is	- I	x = Bit is				

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

© 2004 Microchip Technology Inc.

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit BF is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON1<4>). See **Section 17.4.4** "**Clock Stretching**" for more detail.


17.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.









17.4.4 CLOCK STRETCHING

Both 7 and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).


Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.


17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-11).

17.4.4.5 Clock Synchronization and the CKP bit

If a user clears the CKP bit, the SCL output is forced to '0'. Setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. If the user attempts to drive SCL low, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-12).







17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).

FIGURE 17-15: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS MODE)



17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start




FIGURE 17-16: MSSP BLOCK DIAGRAM (I²C[™] MASTER MODE)

17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition, or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7** "**Baud Rate Generator**" for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.


17.4.7 BAUD RATE GENERATOR

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM



Fosc	Fcy	Fcy * 2	BRG Value	FscL (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	8 MHz	0Ch	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
4 MHz	1 MHz	2 MHz	09h	100kHz
4 MHz	1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

TABLE 17-3: I²C[™] CLOCK RATE w/BRG


Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).





17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


Note: If, at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs; the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

FIGURE 17-19: FIRST START BIT TIMING



17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 17-20: REPEATED START CONDITION WAVEFORM



17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time, if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF bit is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The RCEN bit should be set after the ACK sequence is complete or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Sequence Enable bit, Acknowledge ACKEN (SSPCON2<4>).

17.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).


17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM







17.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is ldle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag BCLIF and reset the I²C port to its Idle state (Figure 17-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register or the bus is Idle and the S and P bits are cleared.

FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- www.DataSheet4...the BCLIF flag is set and
 - the MSSP module is reset to its Idle state (Figure 17-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0 and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)





FIGURE 17-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins

counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 17-30).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.



FIGURE 17-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



PIC18FXX8

NOTES:

vww.DataSheet4U.com

18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the three serial I/O modules incorporated into PIC18FXX8 devices. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex).

The SPEN (RCSTA register) and the TRISC<7> bits have to be set and the TRISC<6> bit must be cleared in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

Register 18-1 shows the Transmit Status and Control register (TXSTA) and Register 18-2 shows the Receive Status and Control register (RCSTA).

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
	bit 7	•						bit 0
bit 7		ck Source S	elect bit					
	Asynchrone Don't care.							
	Synchrono							
		mode (clock node (clock			om BRG)			
bit 6		Fransmit Ena		ai source)				
		9-bit transn						
		8-bit transn						
bit 5	TXEN: Trar	nsmit Enable	e bit					
	1 = Transm							
	0 = Transm							
	Note:	SREN/CRE	N overrides	TXEN in Sy	nc mode.			
bit 4		ART Mode S						
		onous mode Ironous mod						
bit 3	Unimplem	ented: Read	d as '0'					
bit 2	BRGH: Hig	h Baud Rate	e Select bit					
	Asynchrono							
	1 = High sp 0 = Low sp							
	Synchrono							
	Unused in t							
bit 1	TRMT: Trar	nsmit Shift R	egister Stat	us bit				
	1 = TSR er							
1.11.0	0 = TSR fu							
bit 0		bit of Transn		hit				
		dress/data bi	n or a parity	DIL.				
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'
	-n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

PIC18FXX8

STER 18-2:	RCSTA: RECEIVE STATUS AND CONTROL REGISTER											
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
	bit 7							bit 0				
bit 7	SPEN: Ser	ial Port Enal	ole bit									
		oort enabled		RX/DT and	TX/CK pins	as serial po	ort pins)					
bit 6	RX9 : 9-bit l	Receive Ena	ble bit									
		9-bit recept 8-bit recept										
bit 5	SREN: Sing	gle Receive	Enable bit									
	<u>Asynchrone</u> Don't care.	ous mode:										
	1 = Enable	<u>us mode – N</u> s single rece s single rec	eive	is cleared a	fter receptio	n is comple	te)					
	<u>Synchrono</u> Unused in t	<u>us mode – S</u> this mode.	<u>lave:</u>									
bit 4	CREN: Cor	ntinuous Red	ceive Enable	e bit								
		<u>ous mode:</u> s continuous es continuou										
	Synchronou 1 = Enable	us mode:	s receive un	til enable bit	CREN is cle	ared (CRE	N overrides	SREN)				
bit 3	ADDEN: A	ddress Dete	ct Enable bi	t								
	Asynchrone	ous mode 9-	bit (RX9 = 1	<u>.):</u>								
	is set				ipt and load o							
1.11.0				l bytes are r	eceived and	ninth bit cai	n be used as	parity bit				
bit 2		•		by reading	RCREG regi	ster and rec	eive next va	lid byte)				
bit 1		errun Error b	.it									
		n error (can		ov clearing h	oit CREN)							
	0 = No ove			by cloaning c								
bit 0	RX9D: 9th	bit of Receiv	/ed Data									
	Can be add	dress/data b	it or a parity	bit.								
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'				
							D : / ·					

'1' = Bit is set

'0' = Bit is cleared

REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

-n = Value at POR

x = Bit is unknown

18.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit Baud Rate Generator. The SPBRG register controls the period of a free running, 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA register) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

```
Fosc = 16 MHz
Desired Baud Rate = 9600
BRGH = 0
SYNC = 0
```

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

EXAMIFLE 10-1.	CALCOLATING BADD RATE ERROR
Desired Baud Rate	= Fosc/(64 (X + 1))
Solving for X:	
	X = ((Fosc/Desired Baud Rate)/64) - 1 X = ((16000000/9600)/64) - 1 X = [25.042] = 25
Calculated Baud Rate	$= \frac{16000000}{(64 (25 + 1))}$ = 9615
Error	 <u>(Calculated Baud Rate – Desired Baud Rate)</u> Desired Baud Rate (9615 – 9600)/9600 0.16%

TABLE 18-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0		Baud Rate = Fosc/(16 (X + 1))
1	(Synchronous) Baud Rate = FOSC/(4 (X + 1))	NA

Legend: X = value in SPBRG (0 to 255)

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

CALCULATING BALLD BATE ERROR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
SPBRG	Baud Rat	e Genera	ator Regis		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

	IADLE				S FOR STINCHRONOUS WODE								
	BAUD RATE	Fosc =	40 MHz	SPBRG value	33	MHz	SPBRG value	25 N		SPBRG value	20 1	MHz	SPBRG value
	(Kbps)	KBAUD	% ERROR	(decimal)	KBAUD	% ERROR	(decimal)	KBAUD	% ERROR	(decimal)	KBAUD	% ERROR	(decimal)
	0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
	1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
	2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
	9.6	NA	-	-	NA	-	-	NA	-	-	NA	-	-
	19.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
	76.8	76.92	+0.16	129	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64
	96	96.15	+0.16	103	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51
	300	303.03	+1.01	32	294.64	-1.79	27	297.62	-0.79	20	294.12	-1.96	16
	500	500	0	19	485.30	-2.94	16	480.77	-3.85	12	500	0	9
÷ /	HIGH	10000	-	0	8250	-	0	6250	-	0	5000	-	0
L*P	LOW	39.06	-	255	32.23	-	255	24.41	-	255	19.53	-	255
í.													
	BAUD	Fosc =	16 MHz	SDBBC	10	MHz	SDBBC	7.1590	9 MHz	SDBBC	5.068	8 MHz	SDBDC
	BAUD RATE	Fosc =		SPBRG value	10		SPBRG value	7.1590		SPBRG value	5.068		SPBRG value
		Fosc = KBAUD	16 MHz % ERROR		10 I KBAUD	MHz % ERROR		7.1590 KBAUD	9 MHz % ERROR		5.068 KBAUD	8 MHz % ERROR	
	RATE		%	value		%	value		%	value		%	value
	RATE (Kbps)	KBAUD	%	value (decimal)	KBAUD	%	value (decimal)	KBAUD	%	value (decimal)	KBAUD	%	value (decimal)
	RATE (Kbps)	KBAUD NA	%	value (decimal)	KBAUD NA	%	value (decimal)	KBAUD NA	%	value (decimal)	KBAUD NA	%	value (decimal)
	RATE (Kbps) 0.3 1.2	KBAUD NA NA	%	value (decimal)	KBAUD NA NA	%	value (decimal) -	KBAUD NA NA	%	value (decimal)	KBAUD NA NA	%	value (decimal)
	RATE (Kbps) 0.3 1.2 2.4	KBAUD NA NA NA	%	value (decimal)	KBAUD NA NA NA	% ERROR - - -	value (decimal) - - -	KBAUD NA NA NA	% ERROR - - -	value (decimal) - - -	KBAUD NA NA NA	% ERROR - - -	value (decimal) - - -
	RATE (Kbps) 0.3 1.2 2.4 9.6	KBAUD NA NA NA	% ERROR - - - -	value (decimal) - - - -	KBAUD NA NA NA	% ERROR - - - -	value (decimal) - - - -	KBAUD NA NA 9.62	% ERROR - - +0.23	value (decimal) - - 185	KBAUD NA NA 9.60	% ERROR - - 0	value (decimal) - - - 131
	RATE (Kbps) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA NA NA 19.23	% ERROR - - - +0.16	value (decimal) - - - 207	KBAUD NA NA NA NA 19.23	% ERROR - - - +0.16	value (decimal) - - - - 129	KBAUD NA NA 9.62 19.24	% ERROR - +0.23 +0.23	value (decimal) - - 185 92	KBAUD NA NA 9.60 19.20	% ERROR - - 0 0	value (decimal) - - - 131 65
	RATE (Kbps) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA NA 19.23 76.92	% ERROR - - - +0.16 +0.16	value (decimal) - - - 207 51	KBAUD NA NA NA 19.23 75.76	% ERROR - - - +0.16 -1.36	value (decimal) - - - 129 32	KBAUD NA NA 9.62 19.24 77.82	* ERROR - +0.23 +0.23 +1.32	value (decimal) - - 185 92 22	KBAUD NA NA 9.60 19.20 74.54	% ERROR - - 0 0 0 -2.94	value (decimal) - - 131 65 16
	RATE (Kbps) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA NA 19.23 76.92 95.24	% ERROR - - - +0.16 +0.16 +0.16 -0.79	value (decimal) - - 207 51 41	KBAUD NA NA NA 19.23 75.76 96.15	% ERROR - - - +0.16 -1.36 +0.16	value (decimal) - - - 129 32 25	KBAUD NA NA 9.62 19.24 77.82 94.20	% ERROR - +0.23 +0.23 +1.32 -1.88	value (decimal) - - 185 92 22 18	KBAUD NA NA 9.60 19.20 74.54 97.48	* ERROR - - 0 0 -2.94 +1.54	value (decimal) - - 131 65 16 12
	RATE (Kbps) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA NA 19.23 76.92 95.24 307.70	% ERROR - - - +0.16 +0.16 +0.16 -0.79 +2.56	value (decimal) - - 207 51 41 12	KBAUD NA NA NA 19.23 75.76 96.15 312.50	% ERROR - - - +0.16 -1.36 +0.16 +0.16 +4.17	value (decimal) - - 129 32 25 7	KBAUD NA NA 9.62 19.24 77.82 94.20 298.35	% ERROR - +0.23 +0.23 +1.32 -1.88 -0.57	value (decimal) - - 185 92 22 18 5	KBAUD NA NA 9.60 19.20 74.54 97.48 316.80	% ERROR - - 0 0 -2.94 +1.54 +5.60	value (decimal) - - 131 65 16 12 3

TABLE 18-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc =	4 MHz	SPBRG	3.579545 MHz		SPBRG	1 N	lHz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.30	+1.14	26
1.2	NA	-	-	NA	-	-	1.20	+0.16	207	1.17	-2.48	6
2.4	NA	-	-	NA	-	-	2.40	+0.16	103	2.73	+13.78	2
9.6	9.62	+0.16	103	9.62	+0.23	92	9.62	+0.16	25	8.20	-14.67	0
19.2	19.23	+0.16	51	19.04	-0.83	46	19.23	+0.16	12	NA	-	-
76.8	76.92	+0.16	12	74.57	-2.90	11	83.33	+8.51	2	NA	-	-
96	1000	+4.17	9	99.43	+3.57	8	83.33	-13.19	2	NA	-	-
300	333.33	+11.11	2	298.30	-0.57	2	250	-16.67	0	NA	-	-
500	500	0	1	447.44	-10.51	1	NA	-	-	NA	-	-
HIGH	1000	-	0	894.89	-	0	250	-	0	8.20	-	0
LOW	3.91	-	255	3.50	-	255	0.98	-	255	0.03	-	255

IADLL	- 10-4.	DAUL	NAILS	I ON A	этисп			(BRGH	- 0)			
BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20	WHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255

TABLE 18-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc =	Fosc = 16 MHz		10 MHz		SPBRG	7.159	09 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255

BAUD	Fosc =	= 4 MHz	SPBRG	3.5795	45 MHz	SPBRG	1 N	/Hz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

IADLE	10-5.	DAUD	RAIES I	UK AS		01003		DRGIT.)			
BAUD	Fosc =	40 MHz	SPBRG	33	33 MHz		25 M	WHz	SPBRG	20 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255

TABLE 18-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.1590	9 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	NA	-	-									
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

BAUD	Fosc =	4 MHz	SPBRG	3.5795	45 MHz	SPBRG	1 N	1Hz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

18.2 USART Asynchronous Mode

In this mode, the USART uses standard Non-Returnto-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA register). Parity is not supported by the hardware but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing the SYNC bit (TXSTA register).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver.

18.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The TSR register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1 register) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1 register). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit, TXIF, indicated the status of the TXREG register, another bit, TRMT (TXSTA register), shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


- Note 1: The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set.

Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.

FIGURE 18-1: USART TRANSMIT BLOCK DIAGRAM






FIGURE 18-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0002	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 0002	0000 000u
TXREG	USART Tra	ansmit Regis	ter						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generator R	legister						0000 0000	0000 0000
L a manual.						<u> </u>				

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

18.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired,
- set bit BRGH (Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, set enable bit RCIE. 3.
- If 9-bit reception is desired, set bit RX9. 4
- Enable the reception by setting bit CREN. 5.
- Flag bit RCIF will be set when reception is 6. complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the 8. RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. Steps to follow when setting up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRG register for the appropriate 1. baud rate. If a high-speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- Set the RX9 bit to enable 9-bit reception. 4
- Set the ADDEN bit to enable address detect. 5
- Enable reception by setting the CREN bit. 6.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- Read the RCSTA register to determine if any 8. error occurred during reception, as well as read bit 9 of data (if applicable).
- Read RCREG to determine if the device is being 9 addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 18-4: USART RECEIVE BLOCK DIAGRAM






TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000u
USART Rec	eive Register							0000 0000	0000 0000
CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
Baud Rate G	Generator Reg	gister						0000 0000	0000 0000
	GIE/GIEH PSPIF ⁽¹⁾ PSPIE ⁽¹⁾ PSPIP ⁽¹⁾ SPEN USART Rec CSRC	GIE/GIEH PEIE/GIEL PSPIF ⁽¹⁾ ADIF PSPIE ⁽¹⁾ ADIE PSPIP ⁽¹⁾ ADIP SPEN RX9 USART Receive Register CSRC TX9	GIE/GIEH PEIE/GIEL TMR0IE PSPIF ⁽¹⁾ ADIF RCIF PSPIE ⁽¹⁾ ADIE RCIE PSPIP ⁽¹⁾ ADIP RCIP SPEN RX9 SREN USART Receive Register	GIE/GIEHPEIE/GIELTMROIEINTOIEPSPIF(1)ADIFRCIFTXIFPSPIE(1)ADIERCIETXIEPSPIP(1)ADIPRCIPTXIPSPENRX9SRENCRENUSART Receive RegisterTXENSYNC	GIE/GIEHPEIE/GIELTMROIEINTOIERBIEPSPIF(1)ADIFRCIFTXIFSSPIFPSPIE(1)ADIERCIETXIESSPIEPSPIP(1)ADIPRCIPTXIPSSPIPSPENRX9SRENCRENADDENUSART Receive RegisterTXENSYNC—	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFPSPIE(1)ADIERCIETXIESSPIECCP1IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPSPENRX9SRENCRENADDENFERRUSART Receive RegisterTXENSYNC—BRGH	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFPSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPSPENRX9SRENCRENADDENFERROERRUSART Receive RegisterTXENSYNC—BRGHTRMT	GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFPSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IETMR1IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IETMR2IPTMR1IPSPENRX9SRENCRENADDENFERROERRRX9DUSART Receive RegisterTXENSYNC—BRGHTRMTTX9D	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0POR, BORGIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIF0000000xPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF00000000PSPIE(1)ADIERCIETXIESSPIFCCP1IETMR2IETMR1IE00000000PSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IP11111111SPENRX9SRENCRENADDENFERROERRRX9D0000000xUSART Receive RegisterTXENSYNC—BRGHTRMTTX9D0000-010

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

18.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA register). In addition, enable bit SPEN (RCSTA register) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA register).

18.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG is empty and interrupt bit TXIF (PIR1 register) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1 register). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA register), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	x000 0000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
TXREG	USART Tra	nsmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate (Generator Re	gister						0000 0000	0000 0000

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.





FIGURE 18-6: SYNCHRONOUS TRANSMISSION





18.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Master mode is selected, reception is enabled by setting either enable bit SREN (RCSTA register) or enable bit CREN (RCSTA register). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

/ww.DataSheet4U.com

Steps to follow when setting up a Synchronous Master Reception:

- Initialize the SPBRG register for the appropriate baud rate (Section 18.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.


TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
RCREG	USART Red	ceive Registe	r						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generator Re	egister						0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

FIGURE 18-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



© 2004 Microchip Technology Inc.

18.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in that the shift clock is supplied externally at the RC6/ TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

18.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

18.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
TXREG	USART Trai	nsmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate 0	Generator Re	gister						0000 0000	0000 0000

www.DataSheet4U.con**Legend:**Note 1:

x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

te 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

TABLE 18-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
RCREG	USART Red	ceive Registe	r						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generator Re	gister						0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

19.0 CAN MODULE

19.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other peripherals or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller, implementing the CAN 2.0 A/B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Complies with ISO CAN Conformance Test
- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Support for remote frames
- Double-buffered receiver with two prioritized received message storage buffers
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low-power Sleep mode

19.1.1 OVERVIEW OF THE MODULE

The CAN bus module consists of a protocol engine and message buffering and control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the 2 receive registers.

The CAN module supports the following frame types:


- Standard Data Frame
- Extended Data Frame
- Remote Frame
- Error Frame
- Overload Frame Reception
- Interframe Space

CAN module uses RB3/CANRX and RB2/CANTX/INT2 pins to interface with CAN bus. In order to configure CANRX and CANTX as CAN interface:

- bit TRISB<3> must be set;
- bit TRISB<2> must be cleared.

19.1.2 TRANSMIT/RECEIVE BUFFERS

The PIC18FXX8 has three transmit and two receive buffers, two acceptance masks (one for each receive buffer) and a total of six acceptance filters. Figure 19-1 is a block diagram of these buffers and their connection to the protocol engine.



19.2 CAN Module Registers

Note:	Not all CAN registers are available in the
	Access Bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- Control and Status Registers
- Transmit Buffer Registers (Data and Control)
- Receive Buffer Registers (Data and Control)
- Baud Rate Control Registers
- I/O Control Register
- Interrupt Status and Control Registers

19.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

REGISTER 19-1:	CANCON:			GISTER				
	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	_
	bit 7							bit 0
bit 7-5			equest CAN	•	lode bits			
		-	uration mode					
		uest Listen (uest Loopba						
		lest Disable						
		uest Normal						
bit 4	ABAT: Abo	rt All Pendir	ng Transmiss	ions bit				
			ansmissions ceeding as no		mit buffers)			
bit 3-1	WIN2:WIN): Window A	Address bits					
	to the buffe ICODE2:IC	r registers f	e CAN buffe rom any data can be copie example.	a memory b	ank. After a	frame has o	aused an in	terrupt, the
		eive Buffer C						
		eive Buffer 0 eive Buffer 1						
		smit Buffer (
		smit Buffer	-					
		smit Buffer 2						
		eive Buffer C						
h it 0		eive Buffer C						
bit 0	Unimpiem	ented: Read						
	Legend:							
	R = Readal	ole bit	W = Writab	ole bit	U = Unim	plemented b	oit, read as '	0'

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

PIC18FXX8

REGISTER 19-2: CANSTAT: CAN STATUS REGISTER

R-1	R-0	R-0	U-0	R-0	R-0	R-0	U-0
OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	_
bit 7							bit 0

bit 7-5

OPMODE2:OPMODE0: Operation Mode Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Configuration mode
- 011 = Listen Only mode
- 010 = Loopback mode
- 001 = Disable mode
 - 000 = Normal mode

Note: Before the device goes into Sleep mode, select Disable mode.

bit 4 Unimplemented: Read as '0'

bit 3-1 ICODE2:ICODE0: Interrupt Code bits

When an interrupt occurs, a prioritized coded interrupt value will be present in the ICODE2:ICODE0 bits. These codes indicate the source of the interrupt. The ICODE2:ICODE0 bits can be copied to the WIN2:WIN0 bits to select the correct buffer to map into the Access Bank area. See Example 19-1 for code example.

- 111 = Wake-up on interrupt
- 110 = RXB0 interrupt
- 101 = RXB1 interrupt
- 100 = TXB0 interrupt
- 011 = TXB1 interrupt
- 010 = TXB2 interrupt
- 001 = Error interrupt 000 = No interrupt

bit 0

Unimplemented: Read as '0'

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

ww.DataSheet4U.com

EXAMPLE 19-1: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

```
; Save application required context.
                     ; Poll interrupt flags and determine source of interrupt
                     ; This was found to be CAN interrupt
                     ; TempCANCON and TempCANSTAT are variables defined in Access Bank low
                    MOVFF CANCON, TempCANCON
                                                         ; Save CANCON.WIN bits
                                                         ; This is required to prevent CANCON
                                                         ; from corrupting CAN buffer access
                                                         ; in-progress while this interrupt
                                                         ; occurred
                     MOVFF CANSTAT, TempCANSTAT
                                                         ; Save CANSTAT register
                                                         ; This is required to make sure that
                                                         ; we use same CANSTAT value rather
www.DataSheet4U.com
                                                         ; than one changed by another CAN
                                                         ; interrupt.
                     MOVF
                            TempCANSTAT, W
                                                         ; Retrieve ICODE bits
                     ANDLW b'00001110'
                     ADDWF PCL, F
                                                         ; Perform computed GOTO
                                                         ; to corresponding interrupt cause
                     BRA
                           NoInterrupt
                                                        ; 000 = No interrupt
                     BRA
                         ErrorInterrupt
                                                        ; 001 = Error interrupt
                                                        ; 010 = TXB2 interrupt
                     BRA
                           TXB2Interrupt
                                                        ; 011 = TXB1 interrupt
                     BRA
                           TXB1Interrupt
                     BRA
                           TXB0Interrupt
                                                        ; 100 = TXB0 interrupt
                     BRA
                            RXB1Interrupt
                                                         ; 101 = RXB1 interrupt
                                                         ; 110 = RXB0 interrupt
                    BRA
                           RXB0Interrupt
                                                         ; 111 = Wake-up on interrupt
                 WakeupInterrupt
                    BCF
                           PIR3, WAKIF
                                                         ; Clear the interrupt flag
                    ; User code to handle wake-up procedure
                    ; Continue checking for other interrupt source or return from here
                 NoInterrupt
                                                         ; PC should never vector here. User may
                                                         ; place a trap such as infinite loop or pin/port
                                                         ; indication to catch this error.
                 ErrorInterrupt
                    BCF
                         PIR3, ERRIF
                                                         ; Clear the interrupt flag
                                                         ; Handle error.
                     ....
                    RETFIE
                 TXB2Interrupt
                    BCF PIR3, TXB2IF
                                                         ; Clear the interrupt flag
                    GOTO AccessBuffer
                 TXB1Interrupt
                    BCF PIR3, TXB1IF
                                                        ; Clear the interrupt flag
                    GOTO AccessBuffer
                 TXB0Interrupt
                    BCF
                           PIR3, TXB0IF
                                                         ; Clear the interrupt flag
                          AccessBuffer
                    GOTO
                 RXB1Interrupt
                    BCF PIR3, RXB1IF
                                                         ; Clear the interrupt flag
                     GOTO Accessbuffer
```

EXAMPLE 19-1: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

RXB0Interrupt BCF PIR3, RXB0IF GOTO AccessBuffer AccessBuffer ; Copy CANCON.ICODE bits to CANS' MOVF CANCON, W ANDLW b'11110001' MOVWF CANCON MOVF TempCANSTAT, W	<pre>; Clear the interrupt flag ; This is either TX or RX interrupt TAT.WIN bits ; Clear CANCON.WIN bits before copying ; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON ; Retrieve ICODE bits</pre>
GOTO AccessBuffer AccessBuffer ; Copy CANCON.ICODE bits to CANS' MOVF CANCON, W ANDLW b'11110001' MOVWF CANCON	<pre>; This is either TX or RX interrupt TAT.WIN bits ; Clear CANCON.WIN bits before copying ; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON</pre>
AccessBuffer ; Copy CANCON.ICODE bits to CANS' MOVF CANCON, W ANDLW b'11110001' MOVWF CANCON	<pre>TAT.WIN bits ; Clear CANCON.WIN bits before copying ; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON</pre>
; Copy CANCON.ICODE bits to CANS' MOVF CANCON, W ANDLW b'11110001' MOVWF CANCON	<pre>TAT.WIN bits ; Clear CANCON.WIN bits before copying ; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON</pre>
MOVF CANCON, W ANDLW b'11110001' MOVWF CANCON	; Clear CANCON.WIN bits before copying ; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON
ANDLW b'11110001' MOVWF CANCON	; new ones. ; Use previously saved CANCON value to ; make sure same value. ; Copy masked value back to TempCANCON
MOVWF CANCON	; make sure same value. ; Copy masked value back to TempCANCON
	· Retrieve ICODE bits
HOVE TEMPCANDIAL, W	, RECEICIC LEODE DIEB
ANDLW b'00001110'	; Use previously saved CANSTAT value
	; to make sure same value.
IORWF CANCON	; Copy ICODE bits to WIN bits.
	; Copy the result to actual CANCON
; Access current buffer… ; User code	
; Restore CANCON.WIN bits	
MOVF CANCON, W	; Preserve current non WIN bits
ANDLW b'11110001'	
IORWF TempCANCON, W	; Restore original WIN bits
MOVWF CANCON	
; Do not need to restore CANSTAT	- it is read-only register.
	for another module interrupt source

REG	GISTER 19-3:	COMSTAT: COMMUNICATION STATUS REGISTER									
		R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0		
		RXB00VFL	RXB10VFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN		
		bit 7					-	<u> </u>	bit 0		
	bit 7	RXB0OVFL:	Receive Buff	er 0 Overflo	ow bit						
			Buffer 0 overf Buffer 0 has r								
	bit 6	RXB10VFL:	Receive Buff	er 1 Overflo	ow bit						
			Buffer 1 overf Buffer 1 has r		red						
	bit 5	TXBO: Trans	smitter Bus-O	ff bit							
Sheet4U.com			Error Counte								
	bit 4	TXBP: Trans	smitter Bus Pa	assive bit							
			ssion Error Co ssion Error Co								
	bit 3	RXBP: Rece	eiver Bus Pase	sive bit							
			Error Counter Error Counter								
	bit 2	TXWARN: T	ransmitter Wa	rning bit							
			ansmit Error C Error Counte		5						
	bit 1	RXWARN: F	Receiver Warn	ing bit							
			eceive Error C Error Counter		5						
	bit 0	EWARN: Err	or Warning bi	t							
		This bit is a f									
		 1 = The RXWARN or the TXWARN bits are set 0 = Neither the RXWARN or the TXWARN bits are set 									
		Legend:									
		R = Readable		Vritable bit	C = Cleara		•	emented bit,	read as '0'		
		-n = Value at	POR '1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is un	known			

19.2.2 CAN TRANSMIT BUFFER REGISTERS

This section describes the CAN Transmit Buffer registers and their associated control registers.

	U-0				TXBnCON: TRANSMIT BUFFER n CONTROL REGISTERS									
		R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0						
		TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0						
	bit 7							bit 0						
bit 7	Unimplem	ented: Rea	d as '0'											
bit 6	TXABT: Tra	TXABT: Transmission Aborted Status bit												
bit 5	TXLARB:	TXLARB: Transmission Lost Arbitration Status bit												
		 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 												
bit 4	TXERR: Transmission Error Detected Status bit													
	 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 													
bit 3	TXREQ: Transmit Request Status bit													
	 1 = Requests sending a message. Clears the TXABT, TXLARB and TXERR bits. 0 = Automatically cleared when the message is successfully sent 													
	Note:	Clearing th	is bit in softv	vare while th	ne bit is set v	vill request	a message a	abort.						
bit 2	Unimplem	ented: Rea	d as '0'											
bit 1-0	TXPRI1:TX	(PRI0: Tran	smit Priority	bits										
	11 = Priority Level 3 (highest priority)													
	•													
	Note:					Butter will i	be transferre	a. They do						
	bit 6 bit 5 bit 4 bit 3 bit 2	bit 7 Unimplement bit 6 TXABT: Translate 1 = Message0 = Messagebit 5 TXLARB: The1 = Message0 = Messagebit 4 TXERR: Translate0 = A bus e0 = A bus e0 = A bus e0 = A bus e0 = A us e0 = AutomateNote:bit 2 Unimplementbit 1-0 TXPRI1:TX11 = Priorit10 = Priorit01 = Priorit	bit 7 bit 7 Unimplemented: Read bit 6 TXABT: Transmission 1 = Message was abor 0 = Message was not a bit 5 TXLARB: Transmission 1 = Message lost arbitut 0 = Message lost arbitut 0 = Message did not lo bit 4 TXERR: Transmission 1 = A bus error occurrer 0 = A bus error occurrer 0 = A bus error occurrer 0 = A bus error did not bit 3 TXREQ: Transmit Req 1 = Requests sending 0 = Automatically clear Note: Clearing th bit 2 Unimplemented: Read bit 1-0 TXPRI1:TXPRI0: Trans 11 = Priority Level 3 (h 10 = Priority Level 1 00 = Priority Level 0 (ko Note: These bits	bit 7 bit 7 Unimplemented: Read as '0' bit 6 TXABT: Transmission Aborted Stat 1 = Message was aborted 0 = Message was not aborted bit 5 TXLARB: Transmission Lost Arbitr 1 = Message lost arbitration while H 0 = Message did not lose arbitratio bit 4 TXERR: Transmission Error Detect 1 = A bus error occurred while the 0 = A bus error did not occur while bit 3 TXREQ: Transmit Request Status H 1 = Requests sending a message. 0 = Automatically cleared when the Note: Clearing this bit in softwork bit 2 Unimplemented: Read as '0' bit 1-0 TXPRI1:TXPRI0: Transmit Priority 11 = Priority Level 3 (highest priority 10 = Priority Level 1 00 = Priority Level 0 (lowest priority Note: These bits set the order	bit 7 bit 7 Unimplemented: Read as '0' bit 6 TXABT: Transmission Aborted Status bit 1 = Message was aborted 0 = Message was not aborted bit 5 TXLARB: Transmission Lost Arbitration Status 1 = Message lost arbitration while being sent 0 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being bit 4 TXERR: Transmission Error Detected Status b 1 = A bus error occurred while the message was 0 = A bus error did not occur while the message was 0 = A bus error did not occur while the message was 0 = A bus error did not occur while the message was 0 = A bus error did not occur while the message was 0 = A utomatically cleared when the message is Note: Clearing this bit in software while the bit 2 Unimplemented: Read as '0' bit 1-0 TXPRI1:TXPRI0: Transmit Priority bits 11 = Priority Level 3 (highest priority) 10 = Priority Level 1 00 = Priority Level 1 00 = Priority Level 0 (lowest priority) Note: These bits set the order in which the message is set the order in which the message is set the order in which the message is set the order in which the messag	bit 7 bit 7 Unimplemented: Read as '0' bit 6 TXABT: Transmission Aborted Status bit 1 = Message was aborted 0 = Message was not aborted bit 5 TXLARB: Transmission Lost Arbitration Status bit 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent bit 4 TXERR: Transmission Error Detected Status bit 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being bit 3 TXREQ: Transmit Request Status bit 1 = Requests sending a message. Clears the TXABT, TXL 0 = Automatically cleared when the message is successful Note: Clearing this bit in software while the bit is set while bit 2 Unimplemented: Read as '0' bit 1-0 TXPRI1:TXPRI0: Transmit Priority bits 11 = Priority Level 3 (highest priority) 10 = Priority Level 1 00 = Priority Level 0 (lowest priority)	bit 7 bit 7 Unimplemented: Read as '0' bit 6 TXABT: Transmission Aborted Status bit 1 = Message was aborted 0 = Message was not aborted bit 5 TXLARB: Transmission Lost Arbitration Status bit 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent 0 = Message did not lose arbitration while being sent bit 4 TXERR: Transmission Error Detected Status bit 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 0 = A bus error did not occur while the message was being sent bit 3 TXREQ: Transmit Request Status bit 1 = Requests sending a message. Clears the TXABT, TXLARB and T) 0 = Automatically cleared when the message is successfully sent Note: Clearing this bit in software while the bit is set will request bit 2 Unimplemented: Read as '0' bit 1-0 TXPRI1:TXPRI0: Transmit Priority bits 11 = Priority Level 3 (highest priority) 10 = Priority Level 1 00 = Priority Level 0 (lowest priority) Note: These bits set the order in which the Transmit Buffer will 1	bit 7 bit 7 Unimplemented: Read as '0' bit 6 TXABT: Transmission Aborted Status bit 1 = Message was aborted 0 = Message was not aborted bit 5 TXLARB: Transmission Lost Arbitration Status bit 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent bit 4 TXERR: Transmission Error Detected Status bit 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent bit 3 TXREQ: Transmit Request Status bit 1 = Requests sending a message. Clears the TXABT, TXLARB and TXERR bits. 0 = Automatically cleared when the message is successfully sent Note: Clearing this bit in software while the bit is set will request a message as bit 2 Unimplemented: Read as '0' bit 1-0 TXPRI1:TXPRI0: Transmit Priority bits 11 = Priority Level 3 (highest priority) 10 = Priority Level 1 00 = Priority Level 0 (lowest priority) Note: These bits set the order in which the Transmit Buffer will be transference						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-5:	TXBnSIDI HIGH BY1			ER n STAN	IDARD IDE	ENTIFIER,		
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
	bit 7							bit 0
bit 7-0			Identifier bit EID28:EID2		= 0 (TXBnSII = 1	D Register)	or	
	Legend:							
	R = Reada	ble bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	'0'
	-n = Value	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is ι	Inknown
REGISTER 19-6: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER, LOW BYTE REGISTERS								
REGISTER 19-6:				•••••		,		
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7-5			dentifier bits s EID20:EID					bit 0
bit 4	Unimplem	ented: Rea	d as '0'					
bit 3	EXIDE: Ex	tended Ider	tifier enable	bit				
					SID0 becom EID0 are ign		ID18	
bit 2	Unimplem	ented: Rea	d as '0'					
bit 1-0	EID17:EID	16: Extende	ed Identifier I	oits				
	Legend:							
	R = Readable bit W = Writable bit U = Unimplemented bit, read as						bit, read as	'0'
	-n = Value	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is u	nknown
REGISTER 19-7:		H: TRANS		ER n EXTE	NDED IDE	NTIFIER,		

	R/W-x							
	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
b	it 7							bit 0

bit 7-0 EID15:EID8: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGISTER 19-8: TXBnEIDL: TRANSMIT BUFFER n EXTENDED IDENTIFIER, LOW BYTE REGISTERS

	R/W-x							
	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit	7							bit 0

bit 7-0

EID7:EID0: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ww.DataSheet4U.com

REGISTER 19-9: TXBnDm: TRANSMIT BUFFER n DATA FIELD BYTE m REGISTERS

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TXBnDm7 | TXBnDm6 | TXBnDm5 | TXBnDm4 | TXBnDm3 | TXBnDm2 | TXBnDm1 | TXBnDm0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **TXBnDm7:TXBnDm0:** Transmit Buffer n Data Field Byte m bits (where $0 \le n < 3$ and 0 < m < 8) Each Transmit Buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-10:	TXBnDLC	TRANSM		R n DATA	LENGTH C	ODE REG	SISTERS					
	U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x				
		TXRTR			DLC3	DLC2	DLC1	DLC0				
	bit 7							bit 0				
bit 7	Unimpleme	ented: Read	l as '0'									
bit 6	TXRTR: Tra	ansmission l	Frame Rem	ote Transmi	ssion Reque	st bit						
	 1 = Transmitted message will have TXRTR bit set 0 = Transmitted message will have TXRTR bit cleared 											
bit 5-4	Unimplemented: Read as '0'											
bit 3-0	DLC3:DLC	0: Data Len	gth Code bit	ts								
	0111 = Dat 0110 = Dat 0101 = Dat 0100 = Dat 0011 = Dat 0010 = Dat	served served served served served	7 bytes 5 bytes 5 bytes 4 bytes 3 bytes 2 bytes 1 bytes									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-11: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

bit 7-0

TEC7:TEC0: Transmit Error Counter bits

This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

19.2.3 CAN RECEIVE BUFFER REGISTERS

This section shows the Receive Buffer registers with their associated control registers.

		R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0			
		RXFUL ⁽¹⁾	RXM1 ⁽¹⁾	RXM0 ⁽¹⁾	_	RXRTRRO	RXB0DBEN	JTOFF	FILHIT0			
		bit 7				1	· · ·		bit 0			
	bit 7			Status bit ⁽¹⁾								
		 1 = Receive buffer contains a received message 0 = Receive buffer is open to receive a new message 										
		Note:	This bit is a is read.	set by the C	AN module	e and must be	e cleared by so	ftware afte	er the buffer			
	bit 6-5	RXM1:RX	RXM1:RXM0: Receive Buffer Mode bits ⁽¹⁾									
 11 = Receive all messages (including those with errors) 10 = Receive only valid messages with extended identifier 01 = Receive only valid messages with standard identifier 00 = Receive all valid messages 												
	bit 4	Unimplem	ented: Rea	d as '0'								
	bit 3	RXRTRRC	: Receive F	Remote Trai	nsfer Requ	est Read-Only	y bit					
			e transfer re lote transfe	•								
	bit 2	RXB0DBE	N: Receive	Buffer 0 Do	ouble-Buffe	r Enable bit						
				verflow will 0 overflow		ceive Buffer ' Buffer 1	1					
	bit 1	JTOFF: Ju	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN)									
		 1 = Allows jump table offset between 6 and 7 0 = Allows jump table offset between 1 and 0 										
		Note: This bit allows same filter jump table for both RXB0CON and RXB1CON.										
	bit 0	FILHITO: F	ilter Hit bit									
		This bit ind	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0.									
		1 = Acceptance Filter 1 (RXF1) 0 = Acceptance Filter 0 (RXF0)										
			Bits RXFU									

Legend:			
R = Readable bit	W = Writable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	REGISTER 19-13:	RXB1CO	N: RECEIV	'E BUFFER		ROL REGIS	TER				
		R/C-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0	R-0		
		RXFUL ⁽¹⁾	RXM1 ⁽¹⁾	RXM0 ⁽¹⁾	—	RXRTRRO	FILHIT2	FILHIT1	FILHIT0		
		bit 7							bit 0		
	bit 7	RXFUL: Re	eceive Full S	Status bit ⁽¹⁾							
		 1 = Receive buffer contains a received message 0 = Receive buffer is open to receive a new message 									
		Note:	This bit is s is read.	et by the CA	N module a	ind should be	cleared by	software afte	er the buffer		
	bit 6-5	RXM1:RXM	10: Receive	Buffer Mod	e bits ⁽¹⁾						
ataSheet4U.co		 11 = Receive all messages (including those with errors) 10 = Receive only valid messages with extended identifier 01 = Receive only valid messages with standard identifier 00 = Receive all valid messages 									
	bit 4	Unimplemented: Read as '0'									
	bit 3	RXRTRRO: Receive Remote Transfer Request bit (read-only)									
			e transfer re ote transfer								
	bit 2-0	FILHIT2:FI	LHIT0: Filte	r Hit bits							
		These bits Buffer 1.	indicate whi	ch acceptar	ice filter ena	abled the last	message re	eception into	Receive		
		111 = Rese	erved								
		110 = Rese									
			eptance Filte								
			ptance Filte								
			ptance Filte								
			•	• •	•••	le when RXB					
		000 = Acce	eptance Filte	er 0 (RXF0),	only possib	le when RXB	0DBEN bit	is set			
		Note 1:	Bits RXFUI	_, RXM1 and	d RXM0 of I	RXB1CON ar	e not mirror	ed in RXB00	CON.		

Legen	d:			
R = Re	adable bit	W = Writable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Va	lue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGISTER 19-14: RXBnSIDH: RECEIVE BUFFER n STANDARD IDENTIFIER, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

SID10:SID3: Standard Identifier bits if EXID = 0 (RXBnSIDL Register) or Extended Identifier bits EID28:EID21 if EXID = 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ww.DataSheet4U.com

REGISTER 19-15: RXBnSIDL: RECEIVE BUFFER n STANDARD IDENTIFIER, LOW BYTE REGISTERS

	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	R/W-x	R/W-x
	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16
	bit 7							bit 0
bit 7-5	SID2:SID0:	Standard Id	dentifier bits	if EXID = 0	or			
	Extended lo	dentifier bits	EID20:EID1	18 if EXID =	1			
bit 4	SRR: Subs	titute Remo	te Request l	oit				
	This bit is a	lways '0' wh	nen EXID =	1 or equal to	the value o	f RXRTRRC	O (RXnBCO	N<3>)
	when EXID	= 0.						
bit 3	EXID: Exte	nded Identif	ier bit					
	1 = Receive	ed message	is an exten	ded data fra	me, SID10:8	SID0 are EID	D28:EID18	
	0 = Receive	ed message	is a standa	rd data fram	е			
bit 2	Unimplem	ented: Read	d as '0'					
bit 1-0	EID17:EID ²	16: Extende	d Identifier b	oits				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-16: RXBnEIDH: RECEIVE BUFFER n EXTENDED IDENTIFIER, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID15:EID8: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-17: RXBnEIDL: RECEIVE BUFFER n EXTENDED IDENTIFIER, LOW BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID7:EID0: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

www.DataSheet4U.com

REGISTER 19-18: RXBnDLC: RECEIVE BUFFER n DATA LENGTH CODE REGISTERS

	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
	bit 7							bit 0
bit 7	Unimplem	ented: Read	as '0'					
bit 6	RXRTR: Receiver Remote Transmission Request bit							
	1 = Remote transfer request 0 = No remote transfer request							
bit 5	RB1: Rese	rved bit 1						
	Reserved b	y CAN spec	and read a	s '0'.				
bit 4	RB0: Rese	rved bit 0						
	Reserved b	y CAN spec	and read a	s '0'.				
bit 3-0	DLC3:DLC	0: Data Len	gth Code bit	s				
	1111 = Inv a							
	1110 = Inva							
	$1101 = \ln v_{0}$							
	1100 = Inva 1011 = Inva							
	$1011 - \ln v_0$ $1010 = \ln v_0$							
	1001 = Inva	alid						
	1000 = Dat	ta Length = 8	8 bytes					
		ta Length =						
		ta Length =						
		ta Length = { ta Length = 4						
		ta Length = 3						
		ta Length = 2						
	0001 = Data Length = 1 bytes							
	0000 = Data Length = 0 bytes							
	Legend:							
	R = Readab	ole bit	W = Writat	ole bit	U = Unin	plemented	bit, read as '	0'
	-n = Value a	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is u	nknown

REGISTER 19-19:	RXBnDm:	RECEIVE	BUFFER	n DATA FI	ELD BYTE	m REGIS	TERS	
	R/W-x R/W-x R/W-x R/W-x R/W-x						R/W-x	R/W-x
	RXBnDm7 RXBnDm6 RXBnDm5 RXBnDm4 RXBnDm3 RXBnDm2 RXBnDm1 RXBnD							RXBnDm0
	bit 7							bit 0
bit 7-0 RXBnDm7:RXBnDm0: Receive Buffer n Data Field Byte m bits (where $0 \le n < 1$ and 0 Each receive buffer has an array of registers. For example, Receive Buffer 0 has 8 r RXB0D0 to RXB0D7.								
	Legend:							
	R = Reada	ble bit	W = Writa	ble bit	U = Unim	plemented	bit, read as	'0'

'1' = Bit is set

REGISTER 19-20: RXERRCNT: RECEIVE ERROR COUNT REGISTER

-n = Value at POR

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
bit 7							bit 0

'0' = Bit is cleared

x = Bit is unknown

bit 7-0

REC7:REC0: Receive Error Counter bits

This register contains the receive error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error passive state. RXERRCNT does not have the ability to put the module in "Bus-Off" state.

Legend:

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$

19.2.3.1 Message Acceptance Filters and Masks

This subsection describes the message acceptance filters and masks for the CAN receive buffers.

R = Readable bit

-n = Value at POR

REGISTER 19-21: RXFnSIDH: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER, HIGH BYTE REGISTERS

	R/W-x							
ĺ	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
	bit 7							bit 0

bit 7-0

SID10:SID3: Standard Identifier Filter bits if EXIDEN = 0 or Extended Identifier Filter bits EID28:EID21 if EXIDEN = 1

ww.DataSheet4U.com

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-22: RXFnSIDL: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER, LOW BYTE REGISTERS

W = Writable bit

'1' = Bit is set

	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x			
	SID2	SID1	SID0	_	EXIDEN	—	EID17	EID16			
	bit 7							bit 0			
bit 7-5	it 7-5 SID2:SID0: Standard Identifier Filter bits if EXIDEN = 0 or Extended Identifier Filter bits EID20:EID18 if EXIDEN = 1										
bit 4	Unimplemented: Read as '0'										
bit 3	EXIDEN: Extended Identifier Filter Enable bit										
		,		ID message ID message							
bit 2	Unimplem	ented: Read	d as '0'								
bit 1-0	EID17:EID16: Extended Identifier Filter bits										
	Legend:										

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

© 2004 Microchip Technology Inc.

PIC18FXX8

REGISTER 19-23: RXFnEIDH: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

EID15:EID8: Extended Identifier Filter bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ww.DataSheet4U.com

REGISTER 19-24: RXFnEIDL: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER, LOW BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0

EID7:EID0: Extended Identifier Filter bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-25: RXMnSIDH: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 SID10:SID3: Standard Identifier Mask bits or Extended Identifier Mask bits EID28:EID21

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-26: RXMnSIDL: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK, LOW BYTE REGISTERS

	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	
	SID2	SID1	SID0	_	-	_	EID17	EID16	
	bit 7							bit 0	
bit 7-5	SID2:SID0: S	Standard Ic	dentifier Mas	sk bits or Ext	ended Ident	ifier Mask b	its EID20:EI	D18	
bit 4-2	Unimplemented: Read as '0'								
bit 1-0	EID17:EID16	: Extende	d Identifier N	Mask bits					
	Legend:								
	R = Readable	e bit	W = Writal	ble bit	U = Unim	plemented l	bit, read as '	0'	
	-n = Value at	POR	'1' = Bit is	set	'0' = Bit is	s cleared	x = Bit is u	nknown	

REGISTER 19-27: RXMnEIDH: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID15:EID8: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-28: RXMnEIDL: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK, LOW BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID7:EID0: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

19.2.4 CAN BAUD RATE REGISTERS

This subsection describes the CAN Baud Rate registers.

REGISTER 19-29: BRGCON1: BAUD RATE CONTROL REGISTER 1

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0		
	bit 7						•	bit 0		
bit 7-6	SJW1:SJW	0: Synchro	nized Jump	Width bits						
	11 = Synchronization Jump Width Time = $4 \times TQ$ 10 = Synchronization Jump Width Time = $3 \times TQ$ 01 = Synchronization Jump Width Time = $2 \times TQ$ 00 = Synchronization Jump Width Time = $1 \times TQ$									
bit 5-0	BRP5:BRP0: Baud Rate Prescaler bits									
	111111 = T 111110 = T	•	,							
	-									
	000001 = T 000000 = T	· · ·								
	Legend:									
	R = Readab	ole bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	'0'		
	-n = Value a	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is u	inknown		

Note: This register is accessible in Configuration mode only.

REGISTER 19-30:	BRGCON2:	BAUD R	ATE CON	FROL REG	ISTER 2			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0
	bit 7							bit 0
bit 7	SEG2PHTS:	Phase Se	gment 2 Tim	e Select bit				
	1 = Freely pr	0						
	0 = Maximum				sing Time (IP	T), whichev	ver is greate	r
bit 6	SAM: Sample							
	1 = Bus line i					t		
	0 = Bus line i				ht			
bit 5-3	SEG1PH2:SI		•					
	111 = Phase	•						
	110 = Phase 101 = Phase							
	100 = Phase	•						
	011 = Phase							
	010 = Phase	•						
	001 = Phase	-						
	000 = Phase	•						
bit 2-0	PRSEG2:PR			me Select bi	its			
	111 = Propag							
	110 = Propag 101 = Propag							
	100 = Propa							
	011 = Propag							
	010 = Propa							
	001 = Propag							
	000 = Propa	gation Tim	e = 1 x TQ					
	Legend:							
	R = Readable	e bit	W = Writab	ole bit	U = Unim	plemented b	oit, read as '	0'
	-n = Value at	POR	'1' = Bit is s	set	'0' = Bit is	cleared	x = Bit is u	nknown

REGISTER 19-30: BRGCON2: BAUD RATE CONTROL REGISTER 2

Note: This register is accessible in Configuration mode only.

REGISTER 19-31: BRGCON3: BAUD RATE CONTROL REGISTER 3

LIN 13-31.	DIGCON	13. DAUD						
	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
		WAKFIL			—	SEG2PH2 ⁽¹⁾	SEG2PH1 ⁽¹⁾	SEG2PH0 ⁽¹⁾
	bit 7							bit 0
bit 7	Unimpler	nented: Re	ad as '0'					
bit 6	WAKFIL:	Selects CA	N bus Line	Filter for \	Nake-up bi	t		
	1 = Use C	AN bus line	e filter for v	vake-up				
	0 = CAN k	ous line filte	er is not use	ed for wake	e-up			
bit 5-3	Unimpler	nented: Re	ad as '0'					
bit 2-0	SEG2PH2	2:SEG2PH): Phase S	egment 2 -	Time Selec	t bits ⁽¹⁾		
	111 = Ph a	ase Segme	nt 2 Time =	= 8 x TQ				
		ase Segme						
		ase Segme						
		ase Segme						
		ase Segme ase Segme						
		ase Segme						
		ase Segme						
	Note 1:	Ignored i	f SEG2PH	TS bit (BRO	GCON2<7>) is clear.		

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

ww.DataSheet4U.com

19.2.5 CAN MODULE I/O CONTROL REGISTER

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

REGISTER 19-32: CIOCON: CAN I/O CONTROL REGISTER

		U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		—		ENDRHI	CANCAP	—	—	—	_
		bit 7							bit 0
	bit 7-6	Unimplemente	ed: Read	as '0'					
	bit 5	ENDRHI: Enab	le Drive	High bit					
eet4U.com		1 = CANTX pin	will drive	e VDD wher	recessive				
		0 = CANTX pin	will tri-st	tate when re	ecessive				
	bit 4	CANCAP: CAN	Messag	ge Receive	Capture Ena	able bit			
		1 = Enable CAN 0 = Disable CA	•		•	• .		on RC2/CCP	1
	bit 3-0	Unimplemente	ed: Read	as '0'					
		Legend:							
		R = Readable b	oit	W = Writa	ble bit	U = Unim	plemented	bit, read as '	0'
		-n = Value at P	OR	'1' = Bit is	set	'0' = Bit is	s cleared	x = Bit is u	nknown

19.2.6 CAN INTERRUPT REGISTERS

The registers in this section are the same as described in **Section 8.0 "Interrupts"**. They are duplicated here for convenience.

-n = Value at POR

REGISTER 19-33: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

	1 II.O. I EI					,		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF
	bit 7							bit 0
bit 7	IRXIF: CA	N Invalid Re	ceived Mess	sage Interru	ot Flag bit			
		0	e has occurr e on CAN bi	ed on the C	AN bus			
bit 6	WAKIF: C/	AN bus Activ	vity Wake-up	o Interrupt Fl	ag bit			
		v on CAN bu ivity on CAN	is has occur I bus	red				
bit 5	ERRIF: CA	N bus Erro	Interrupt Fl	ag bit				
		or has occur N module ei		AN module (multiple sou	irces)		
bit 4	1 = Transm	nit Buffer 2 h	nas complete	terrupt Flag ed transmiss oleted transr	ion of a me	•	nay be reloa	ded
bit 3			•	terrupt Flag		Ū		
				ed transmiss pleted transr		0	nay be reloa	ded
bit 2	TXB0IF: C	AN Transmi	t Buffer 0 In	terrupt Flag	bit			
				ed transmiss pleted transr		0	nay be reloa	ded
bit 1	RXB1IF: C	AN Receive	Buffer 1 Int	errupt Flag I	oit			
				a new mess ved a new m				
bit 0	RXB0IF: C	AN Receive	Buffer 0 Int	errupt Flag I	oit			
				a new mess ved a new m	0			
	Legend:							
	R = Reada	ble bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	'0'
							D	

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 19-34:	PIE3: PER	IPHERAL	INTERRU	PT ENABL	E REGIST	ER 3		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
	bit 7		<u>.</u>					bit 0
bit 7				sage Interrup	ot Enable bit			
			sage receiv ssage receiv	ed interrupt /ed interrupt				
bit 6	WAKIE: CA	AN bus Acti	vity Wake-up	o Interrupt E	nable bit			
			v wake-up in y wake-up in					
bit 5	ERRIE: CA	N bus Erro	r Interrupt Ei	nable bit				
			rror interrup error interrup					
bit 4	TXB2IE: C	AN Transm	it Buffer 2 In	terrupt Enab	le bit			
			uffer 2 interr Buffer 2 inter	•				
bit 3	TXB1IE: C	AN Transm	it Buffer 1 In	terrupt Enab	le bit			
			uffer 1 interr Buffer 1 inter					
bit 2	TXB0IE: C	AN Transm	it Buffer 0 In	terrupt Enab	le bit			
			uffer 0 interr					
bit 1			Buffer 0 inter	•	la hit			
DILI			uffer 1 interru	terrupt Enab				
			uffer 1 interr					
bit 0	RXB0IE: C	AN Receive	e Buffer 0 Int	terrupt Enab	le bit			
			uffer 0 interru uffer 0 interr	•				
	Legend:]
	R = Readal	ole bit	W = Writa	ble bit	U = Unim	plemented	bit, read as '	0'

'1' = Bit is set

'0' = Bit is cleared

REGISTER 19-34: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

-n = Value at POR

x = Bit is unknown

PIC18FXX8

DIER 19-35:	IPRS: PER	TERAL	INTERRU	PIPRIOR	III KEGIS	DIERS		
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP
	bit 7				•	•	•	bit 0
bit 7		N Invalid Pa	ceived Mes	sage Interru	ot Priority bi	+		
bit 7	1 = High p 0 = Low pr	riority	ceived mes	sage menu		L.		
bit 6	WAKIP: C	AN bus Activ	vity Wake-u	o Interrupt P	riority bit			
	1 = High p 0 = Low pr							
bit 5	ERRIP: CA	AN bus Erroi	r Interrupt P	riority bit				
	1 = High p 0 = Low pr	•						
bit 4	TXB2IP: C	AN Transmi	t Buffer 2 In	terrupt Prior	ity bit			
	1 = High p 0 = Low pr	•						
bit 3		•	t Buffer 1 In	terrupt Prior	ity bit			
	1 = High p 0 = Low pr	•		·				
bit 2	TXB0IP: C	AN Transmi	t Buffer 0 In	terrupt Prior	ity bit			
	1 = High p 0 = Low pr	•						
bit 1	RXB1IP: C	AN Receive	e Buffer 1 In	terrupt Priori	ty bit			
	1 = High p 0 = Low pr	•			-			
bit 0	-	•	e Buffer 0 In	terrupt Priori	ty bit			
	1 = High p 0 = Low pr	riority		·				
	Legend:							
	R = Readal	ble bit	W = Writa	ble bit	U = Unin	nplemented	bit, read as	'0'
	1							

'1' = Bit is set

'0' = Bit is cleared

REGISTER 19-35: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

-n = Value at POR

x = Bit is unknown

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh		F5Fh	—	F3Fh	—	F1Fh	RXM1EIDL
F7Eh	_	F5Eh	CANSTATRO1 ⁽²⁾	F3Eh	CANSTATRO3(2)	F1Eh	RXM1EIDH
F7Dh	_	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	_	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	_	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	_	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	_	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	_	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	_	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
^m F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	—	F2Fh	—	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTATRO2 ⁽²⁾	F2Eh	CANSTATRO4 ⁽²⁾	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

TABLE 19-1: CAN CONTROLLER REGISTER MAP

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register due to the Microchip Header file requirement.

19.3 CAN Modes of Operation

The PIC18FXX8 has six main modes of operation:

- · Configuration mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>); Error Recognition is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before fUrther Operations Are Executed.

19.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the OPMODE2 status bit has a high level can the initialization be performed. Afterwards, the Configuration registers, the Acceptance Mask registers and the Acceptance Filter registers can be written. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The CONFIG bit serves as a lock to protect the following registers.

- Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes.

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If REQOP<2:0> is set to '001', the module will enter the Module Disable mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an IDLE bus, then accept the module disable command. OPMODE<2:0> = 001 indicates whether the module successfully went into Module Disable mode.

The WAKIF interrupt is the only module interrupt that is still active in the Module Disable mode. If the WAKIE is set, the processor will receive an interrupt whenever the CAN bus detects a dominant state, as occurs with a SOF. If the processor receives an interrupt while it is sleeping, more than one message may get lost. User firmware must anticipate this condition and request retransmission. If the processor is running while it receives an interrupt, only the first message may get lost.

The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

19.3.3 NORMAL MODE

This is the standard operating mode of the PIC18FXX8. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18FXX8 will transmit messages over the CAN bus.

19.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18FXX8 to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

19.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The TXCAN pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

19.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive all message. The Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, all messages, valid or invalid, are received and copied to the receive buffer.

19.4 CAN Message Transmission

19.4.1 TRANSMIT BUFFERS

The PIC18FXX8 implements three transmit buffers (Figure 19-2). Each of these buffers occupies 14 bytes of SRAM and are mapped into the device memory map.


For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the TXBnSIDH, TXBnSIDL and TXBnDLC registers must be loaded. If data bytes are present in the message, the TXBnDm registers must also be loaded. If the message is to use extended identifiers, the TXBnEIDm registers must also be loaded and the EXIDE bit set.

Prior to sending the message, the MCU must initialize the TXInE bit to enable or disable the generation of an interrupt when the message is sent. The MCU must also initialize the TXP priority bits (see **Section 19.4.2 "Transmit Priority"**).

19.4.2 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18FXX8 of the pending transmittable messages. This is independent from and not related to any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If TXP bits for a particular message buffer are '00', that buffer has the lowest possible priority.

FIGURE 19-2: TRANSMIT BUFFER BLOCK DIAGRAM



19.4.3 INITIATING TRANSMISSION

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared.


Setting the TXREQ bit does not initiate a message transmission; it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set www.DataSheet4and an interrupt will be generated if the TXBnIE bit is set.

> If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

19.4.4 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the ABT bits for the corresponding buffer (TXBnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the ABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the ABT bit will be set, indicating that the message was successfully aborted.



19.5 Message Reception

19.5.1 RECEIVE MESSAGE BUFFERING

The PIC18FXX8 includes two full receive buffers with multiple acceptance filters for each. There is also a separate Message Assembly Buffer (MAB) which acts as a third receive buffer (see Figure 19-4).

19.5.2 RECEIVE BUFFERS

Of the three receive buffers, the MAB is always committed to receiving the next message from the bus. The remaining two receive buffers are called RXB0 and RXB1 and can receive a complete message from the protocol engine. The MCU can access one buffer while the other buffer is available for message reception or holding a previously received message.

The MAB assembles all messages received. These messages will be transferred to the RXBn buffers only if the acceptance filter criteria are met.

Note: The entire contents of the MAB are moved into the receive buffer once a message is accepted. This means that regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

When a message is moved into either of the receive buffers, the appropriate RXBnIF bit is set. This bit must be cleared by the MCU when it has completed processing the message in the buffer in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the MCU has finished with the message before the PIC18FXX8 attempts to load a new message into the receive buffer. If the RXBnIE bit is set, an interrupt will be generated to indicate that a valid message has been received.

19.5.3 RECEIVE PRIORITY

RXB0 is the higher priority buffer and has two message acceptance filters associated with it. RXB1 is the lower priority buffer and has four acceptance filters associated with it. The lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer. Additionally, the RXB0CON register can be configured such if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1 regardless of the acceptance criteria of RXB1. There are also two programmable acceptance filter masks available, one for each receive buffer (see Section 19.6 "Message Acceptance Filters and Masks").

When a message is received, bits <3:0> of the RXBnCON register will indicate the acceptance filter number that enabled reception and whether the received message is a remote transfer request.

The RXM bits set special Receive modes. Normally, these bits are set to '00' to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit in the Acceptance Filter register. If the RXM bits are set to '01' or '10', the receiver will accept only messages with standard or extended identifiers, respectively. If an acceptance filter has the EXIDE bit set, such that it does not correspond with the RXM mode, that acceptance filter is rendered useless. These two modes of RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus. If the RXM bits are set to '11', the buffer will receive all messages regardless of the values of the acceptance filters. Also, if a message has an error before the end of frame, that portion of the message assembled in the MAB before the error frame will be loaded into the buffer. This mode has some value in debugging a CAN system and would not be used in an actual system environment.


19.5.4 TIME-STAMPING


The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1 which in turns captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCAN<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP special event trigger for CAN events.



RECEIVE BUFFER BLOCK DIAGRAM





19.6 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 19-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	х	x	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

TABLE 19-2: FILTER/MASK TRUTH TABLE

Legend: x = don't care

As shown in the receive buffer block diagram (Figure 19-4), acceptance filters RXF0 and RXF1 and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are associated with RXB1. When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s).

For RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register allowing RXB0 messages to rollover into RXB1.

The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter RXF0 and RXF1, in either RXB0, or after a rollover into RXB1.


- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters plus two additional codes corresponding to RXF0 and RXF1 filters that rollover into RXB1.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18FXX8 is in Configuration mode. The mask and filter registers cannot be read outside of Configuration mode. When outside of Configuration mode, all mask and filter registers will be read as '0'.

FIGURE 19-6: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



19.7 Baud Rate Setting

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non-Returnto-Zero (NRZ) coding which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitters clock.

As oscillators and transmission time may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit stuffing to ensure that an edge occurs at least every six bit times to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the PIC18FXX8 is implemented using a DPLL that is configured to synchronize to the incoming data and provides the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time called the *Time Quanta* (TQ).

Bus timing functions executed within the bit time frame, such as synchronization to the local oscillator, network transmission delay compensation and sample point positioning, are defined by the programmable bit timing logic of the DPLL.

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of time quanta in each segment.

The *Nominal Bit Rate* is the number of bits transmitted per second, assuming an ideal transmitter with an ideal oscillator, in the absence of resynchronization. The nominal bit rate is defined to be a maximum of 1 Mb/s.



The Nominal Bit Time is defined as:

TBIT = 1/Nominal Bit Rate

The nominal bit time can be thought of as being divided into separate, non-overlapping time segments. These segments (Figure 19-7) include:

- Synchronization Segment (Sync_Seg)
- Propagation Time Segment (Prop_Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase_Seg2)


The time segments (and thus, the nominal bit time) are, in turn, made up of integer units of time called time quanta or TQ (see Figure 19-7). By definition, the nominal bit time is programmable from a minimum of 8 TQ to a maximum of 25 TQ. Also, by definition, the minimum nominal bit time is 1 μ s corresponding to a maximum 1 Mb/s rate. The actual duration is given by the relationship:

Nominal Bit Time = TQ * (Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2)

The time quantum is a fixed unit derived from the oscillator period. It is also defined by the programmable baud rate prescaler, with integer values from 1 to 64, in addition to a fixed divide-by-two for clock generation. Mathematically, this is

Tq (
$$\mu$$
s) = (2 * (BRP + 1))/Fosc (MHz)
or
Tq (μ s) = (2 * (BRP + 1)) * Tosc (μ s)

where FOSC is the clock frequency, TOSC is the corresponding oscillator period and BRP is an integer (0 through 63) represented by the binary values of BRGCON1<5:0>.



© 2004 Microchip Technology Inc.

19.7.1 TIME QUANTA

As already mentioned, the time quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the nominal bit rate is shown in Example 19-2.

EXAMPLE 19-2: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $T_Q (\mu s) = (2 * (BRP + 1))/FOSC (MHz)$

TBIT (μ s) = TQ (μ s) * number of TQ per bit interval Nominal Bit Rate (bits/s) = 1/TBIT

CASE 1:

For Fosc = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 Tq:

 $TQ = (2 * 1)/16 = 0.125 \,\mu s \,(125 \,ns)$

TBIT = $8 * 0.125 = 1 \ \mu s \ (10^{-6} s)$

Nominal Bit Rate = $1/10^{-6} = 10^{6}$ bits/s (1 Mb/s)

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 Tq:

 $TQ = (2 * 2)/20 = 0.2 \ \mu s \ (200 \ ns)$

TBIT = $8 * 0.2 = 1.6 \,\mu s \,(1.6 * 10^{-6} s)$

Nominal Bit Rate = $1/1.6 * 10^{-6}$ s = 625,000 bits/s (625 Kb/s)

CASE 3:

For FOSC = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 TQ: $TQ = (2 * 64)/25 = 5.12 \ \mu s$ TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10⁻⁴s) Nominal Bit Rate = 1/1.28 * 10⁻⁴ = 7813 bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified nominal bit time. This means that all oscillators must have a Tosc that is an integral divisor of Tq. It should also be noted that although the number of Tq is programmable from 4 to 25, the usable minimum is 8 Tq. A bit time of less than 8 Tq in length is not ensured to operate correctly.

19.7.2 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

19.7.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the Propagation Segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG2:PRSEG0 bits.

19.7.4 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the nominal bit time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 Tq to 8 Tq in duration. Phase Segment 2 provides delay before the next transmitted data transition and is also programmable from 1 Tq to 8 Tq in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 Tq or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT).

19.7.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of TQ/2 between each sample.

19.7.6 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment, starting at the sample point, that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18FXX8 defines this time to be 2 Tq. Thus, Phase Segment 2 must be at least 2 Tq long.

19.8 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2, as necessary. There are two mechanisms used for synchronization.

19.8.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

19.8.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 19-8) or subtracted from Phase Segment 2 (see Figure 19-9). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property, that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in TQ. The phase error is defined in magnitude of TQ as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than or equal to the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.


If the magnitude of the phase error is larger than the synchronization jump width and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the synchronization jump width.


If the magnitude of the phase error is larger than the resynchronization jump width and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the synchronization jump width.


19.8.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges, fulfilling rules 1 and 2, will be used for resynchronization with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.









19.9 Programming Time Segments

Some requirements for programming of the time segments:

- Prop Seg + Phase Seg 1 ≥ Phase Seg 2
- Phase Seg 2 ≥ Sync Jump Width

For example, assume that a 125 kHz CAN baud rate is desired using 20 MHz for Fosc. With a Tosc of 50 ns, a baud rate prescaler value of 04h gives a TQ of 500 ns. To obtain a nominal bit rate of 125 kHz, the nominal bit time must be 8 μ s or 16 TQ.

Using 1 TQ for the Sync Segment, 2 TQ for the Propagation Segment and 7 TQ for Phase Segment 1 would place the sample point at 10 TQ after the transition. This leaves 6 TQ for Phase Segment 2.

By the rules above, the Sync Jump Width could be the maximum of 4 Tq. However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. Typically, an SJW of 1 is enough.

19.10 Oscillator Tolerance

As a rule of thumb, the bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

19.11 Bit Timing Configuration Registers

The Configuration registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18FXX8 is in Configuration mode.

19.11.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of TQ.

19.11.2 BRGCON2

The PRSEG bits set the length of the Propagation Segment in terms of TQ. The SEG1PH bits set the length of Phase Segment 1 in Tq. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times; twice at TQ/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the information processing time (which is fixed at 2 TQ for the PIC18FXX8).

19.11.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

19.12 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

19.12.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

19.12.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which was sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge Error has occurred; an error frame is generated and the message will have to be repeated.

19.12.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including end of frame, interframe space, Acknowledge delimiter or CRC delimiter, then a Form Error has occurred and an error frame is generated. The message is repeated.

19.12.4 BIT ERROR

A Bit Error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no Bit Error is generated because normal arbitration is occurring.

19.12.5 STUFF BIT ERROR

If, between the start of frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A Stuff Bit Error occurs and an error frame is generated. The message is repeated.

19.12.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states "error-active", "error-passive" or "bus-off" according to the value of the internal error counters. The error-active state is the usual state, where the bus node can transmit messages and activate error frames (made of dominant bits) without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received nor transmitted.


19.12.7 ERROR MODES AND ERROR COUNTERS

The PIC18FXX8 contains two error counters: the Receive Error Counter (RXERRCNT) and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18FXX8 is error-active if both error counters are below the error-passive limit of 128. It is errorpassive if at least one of the error counters equals or exceeds 128. It goes to bus-off if the transmit error counter equals or exceeds the bus-off limit of 256. The device remains in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 19-10). Note that the CAN module, after going bus-off, will recover back to erroractive without any intervention by the MCU if the bus remains Idle for 128 x 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an Error State Warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.





19.13 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The CANINTF register contains interrupt flags. The CANINTE register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source, with the exception of the error interrupt. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt
- The transmit related interrupts are:
- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- · Bus-Off Interrupt

19.13.1 INTERRUPT CODE BITS

The source of a pending interrupt is indicated in the ICODE (Interrupt Code) bits of the CANSTAT register (ICODE<2:0>). Interrupts are internally prioritized such that the higher priority interrupts are assigned lower ICODE values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits (see Table 19-3, following page). Note that only those interrupt sources that have their associated CANINTE enable bit set will be reflected in the ICODE bits.

19.13.2 TRANSMIT INTERRUPT

When the transmit interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the TXBnIF bit to a '0'.

19.13.3 RECEIVE INTERRUPT

When the receive interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the EOF field. The RXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the RXBnIF bit to a '0'.

	ICOD <2:0>	Interrupt	Boolean Expression
	000	None	ERR•WAK•TX0•TX1•TX2•RX0• RX1
	001	Error	ERR
	010	TXB2	ERR•TX0•TX1•TX2
	011	TXB1	ERR•TX0•TX1
	100	TXB0	ERR•TX0
J.coi	ⁿ 101	RXB1	ERR•TX0•TX1•TX2•RX0•RX1
	110	RXB0	ERR•TX0•TX1•TX2•RX0
	111	Wake on Interrupt	ERR•TX0•TX1•TX2•RX0•RX1• WAK
	TX0 = T TX1 = T	-	BOIERX1 = RXB1IF * RXB1IEB1IEWAK = WAKIF * WAKIE

TABLE 19-3: VALUES FOR ICODE<2:0>

19.13.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag IRXIF will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

19.13.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the PIC18FXX8 is in Sleep mode and the bus activity wake-up interrupt is enabled, an interrupt will be generated and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the PIC18FXX8 to exit Sleep mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

19.13.6 ERROR INTERRUPT

When the error interrupt is enabled, an interrupt is generated if an overflow condition occurs or if the error state of transmitter or receiver has changed. The error flags in COMSTAT will indicate one of the following conditions.

19.13.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated COMSTAT.RXnOVFL bit will be set to indicate the overflow condition. This bit must be cleared by the MCU.

19.13.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

19.13.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

19.13.6.4 Receiver Bus Passive

The receive error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

19.13.6.5 Transmitter Bus Passive

The transmit error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

19.13.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

19.13.7 INTERRUPT ACKNOWLEDGE

Interrupts are directly associated with one or more status flags in the PIR register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag cannot be reset by the microcontroller until the interrupt condition is removed.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

20.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the PIC18F2X8 devices and eight for the PIC18F4X8 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the PICmicro[®] mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 20-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 20-2, configures the functions of the port pins.

REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0

.DataSheet4U.com

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = Channel 0 (AN0)
- 001 = Channel 1 (AN1)
- 010 = Channel 2 (AN2)
- 011 = Channel 3 (AN3)
- 100 = Channel 4 (AN4)
- 101 = Channel 5 (AN5)⁽¹⁾
- 110 = Channel 6 (AN6)(1)
- 111 = Channel 7 (AN7)⁽¹⁾
 - **Note 1:** These channels are unimplemented on PIC18F2X8 (28-pin) devices. Do not select any unimplemented channel.
- bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	0 0	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	А	А	А	А	A	А	А	А	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	А	А	А	AN3	Vss	7/1
0010	D	D	D	А	А	А	А	А	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	А	А	А	AN3	Vss	4/1
0100	D	D	D	D	А	D	А	А	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	А	А	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—	—	0/0
1000	А	Α	Α	А	VREF+	VREF-	А	А	AN3	AN2	6/2
1001	D	D	Α	А	А	А	А	А	Vdd	Vss	6/0
1010	D	D	А	А	VREF+	А	А	А	AN3	Vss	5/1
1011	D	D	А	А	VREF+	VREF-	А	А	AN3	AN2	4/2
1100	D	D	D	А	VREF+	VREF-	А	А	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	А	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	Vref+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Note: Shaded cells indicate channels available only on PIC18F4X8 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: On any device Reset, the port pins that are multiplexed with analog functions (ANx) are forced to be analog inputs.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss) or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF- pin.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter which generates the result via successive approximation.

A/D BLOCK DIAGRAM

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 20-1.




FIGURE 20-1:

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 20.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared

OR

• Waiting for the A/D interrupt

6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.

7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.

20.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.




FIGURE 20-2: ANALOG INPUT MODEL

To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 20-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	= 120 p	ъF
-------	---------	----

•	Rs		=	$2.5 \ \text{k}\Omega$
---	----	--	---	------------------------

• Conversion Error \leq 1/2 LSb

 $\bullet \ \mbox{VDD} \qquad = \ \ 5\mbox{V} \rightarrow \mbox{Rss} = 7 \ \mbox{k}\Omega$

- Temperature = 50° C (system max.)
- VHOLD

= 0V @ time = 0

EQUATION 20-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 20-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
Тс	=	$-(120 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)$

EXAMPLE 20-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
Temper	rature	coefficient is only required for temperatures $> 25^{\circ}$ C.
TACQ	=	$2 \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
ТС	=	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) $\ln(0.0004885)$ -120 pF (10.5 k Ω) $\ln(0.0004885)$ -1.26 μ s (-7.6241) 9.61 μ s
TACQ	=	2 μs + 9.61 μs + [(50°C – 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs

Note: When using external voltage references with the A/D converter, the source impedance of the external voltage references must be less than 20Ω to obtain the specified A/D resolution. Higher reference source impedances will increase both offset and gain errors. Resistive voltage dividers will not provide a sufficiently low source impedance.

To maintain the best possible performance in A/D conversions, external VREF inputs should be buffered with an operational amplifier or other low output impedance circuit.

20.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc

www.DataSheet4...internal RC oscillator.

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 20-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

20.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the device's specification.

TABLE 20-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock	Source (TAD)	Device Frequency						
Operation	Operation ADCS2:ADCS0		5 MHz	1.25 MHz	333.33 kHz			
2 Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 μs	6 µs			
4 Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	3.2 μs	12 μs			
8 Tosc	001	400 ns ⁽²⁾	1.6 μs	6.4 μs	24 μs ⁽³⁾			
16 Tosc	101	800 ns ⁽²⁾	3.2 μs	12.8 μs	48 μs (3)			
32 Tosc	010	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾			
64 Tosc	110	3.2 μs	12.8 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾			
RC	011	2-6 μs ⁽¹⁾	2-6 μs ⁽¹⁾	2-6 μs ⁽¹⁾	2-6 μs ⁽¹⁾			

Legend: Shaded cells are outside of recommended range.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

TABLE 20-2: TAD vs. DEVICE OPERATING FREQUENCIES (FOR EXTENDED, LF DEVICES)

AD Clock	Source (TAD)	Device Frequency					
Operation ADCS2:ADCS0		4 MHz	2 MHz	1.25 MHz	333.33 kHz		
2 Tosc	000	500 ns ⁽²⁾	1.0 μs ⁽²⁾	1.6 μs ⁽²⁾	6 μs		
4 Tosc	100	1.0 μs ⁽²⁾	2.0 μs ⁽²⁾	3.2 μs ⁽²⁾	12 µs		
8 Tosc	001	2.0 μs ⁽²⁾	4.0 μs	6.4 μs	24 μs ⁽³⁾		
16 Tosc	101	4.0 μs ⁽²⁾	8.0 μs	12.8 μs	48 μs ⁽³⁾		
32 Tosc	010	8.0 μs	16.0 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾		
64 Tosc	110	16.0 μs	32.0 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾		
RC	011	3-9 μs ⁽¹⁾	3-9 μs ⁽¹⁾	3-9 μs ⁽¹⁾	3-9 μs (1)		

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 6 μs.

- **2:** These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.

Note 1: The RC source has a typical TAD time of 4 μ s.

20.4 A/D Conversions

Figure 20-4 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will not be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

20.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 20-3 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.




FIGURE 20-3: A/D RESULT JUSTIFICATION


FIGURE 20-4:

TABLE 20-3.

20.5 Use of the ECCP Trigger

An A/D conversion can be started by the "special event trigger" of the ECCP module. This requires that the ECCP1M3:ECCP1M0 bits (ECCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.



A/D CONVERSION TAD CYCLES

SUMMARY OF A/D REGISTERS

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E	-	Valu all o Res	ther									
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	000x	0000	000u									
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	0000	0000	0000									
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	0000	0000	0000									
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1	1111	1111	1111									
_	CMIF ⁽¹⁾	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	- 0 - 0 C	0000	- 0 - 0	0000									
—	CMIE ⁽¹⁾	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	- 0 - 0 C	0000	- 0 - 0	0000									
—	CMIP ⁽¹⁾	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾	-1-1 1	1111	-1-1	1111									
A/D Result Register								xxxx x	xxxx	uuuu	uuuu									
A/D Result	t Register							xxxx x	xxx	uuuu	uuuu									
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 0	0 - 0	0000	00-0									
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0	0000	00	0000									
_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0	0000	-u0u	0000									
	PORTA Data	a Direction	Register				•	-111 1	L111	-111	1111									
—	_	_	_	_	RE2	RE1	RE0		-xxx		-000									
—	_	_	—	_	LATE2	LATE1	LATE0		-xxx		-uuu									
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -	-111	0000	-111									
F F F	GIE/GIEH PSPIF ⁽¹⁾ PSPIE ⁽¹⁾ PSPIP ⁽¹⁾ 	BIE/GIEH PEIE/GIEL SPIF(1) ADIF PSPIE(1) ADIE PSPIP(1) ADIP CMIF(1) CMIF(1) CMIP(1) VD Result Register VD Result Register ADCS1 ADCS0 ADFM ADCS2 RA6	BIE/GIEH PEIE/GIEL TMR0IE SPIF(1) ADIF RCIF PSPIE(1) ADIE RCIE PSPIP(1) ADIP RCIP CMIF(1) CMIF(1) CMIP(1) VD Result Register ADCS1 ADCS0 CHS2 ADFM ADCS2 RA6 RA5	BIE/GIEH PEIE/GIEL TMR0IE INT0IE PSPIF ⁽¹⁾ ADIF RCIF TXIF PSPIE ⁽¹⁾ ADIE RCIE TXIE PSPIP ⁽¹⁾ ADIP RCIP TXIP - CMIF ⁽¹⁾ - EEIF - CMIP ⁽¹⁾ - EEIF - CMIP ⁽¹⁾ - EEIP VD Result Register - EXPIP ADCS1 ADCS0 CHS2 CHS1 ADFM ADCS2 - - - RA6 RA5 RA4 - PORTA Data Direction Register - - - - -	BIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE PSPIF ⁽¹⁾ ADIF RCIF TXIF SSPIF PSPIE ⁽¹⁾ ADIE RCIE TXIE SSPIF PSPIP ⁽¹⁾ ADIP RCIP TXIP SSPIP - CMIF ⁽¹⁾ EEIF BCLIF - CMIP ⁽¹⁾ EEIF BCLIF - CMIP ⁽¹⁾ EEIP BCLIP VD Result Register CMS0 CHS2 CHS1 CHS0 ADFM ADCS2 PCFG3 RA6 RA5 RA4 RA3	Image: Second	ADCS1ADCS2CHS2CHS1CHS1CHS1CHS2CHS1CHS1CHS1ADFMADIFRCIFTXIFSSPIFCCP1IFTMR2IFPSPIF(1)ADIERCIETXIESSPIFCCP1IFTMR2IFPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IPCMIF(1)EEIFBCLIFLVDIFTMR3IFCMIF(1)EEIFBCLIFLVDIFTMR3IFCMIP(1)EEIPBCLIPLVDIPTMR3IPVD Result RegisterCMIP(1)EEIPBCLIPLVDIPVD Result RegisterPCFG3PCFG2PCFG1ADCS0CHS2CHS1CHS0GO/DONEADFMADCS2PCFG3PCFG2PCFG1RA6RA5RA4RA3RA2RA1PORTA Data Direction RegisterRE2RE1LATE2LATE1	ADEADIINTOIERBIETMROIFINTOIFRBIFPSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFPSPIE(1)ADIERCIETXIESSPIECCP1IETMR2IETMR1IEPSPIP(1)ADIPRCIPTXIPSSPIPCCP1IETMR2IFTMR1IPCMIF(1)EEIFBCLIFLVDIFTMR3IFECCP1IF(1)CMIE(1)EEIEBCLIELVDIFTMR3IPECCP1IP(1)CMIP(1)EEIPBCLIPLVDIPTMR3IPECCP1IP(1)CMIP(1)EEIPBCLIPLVDIPTMR3IPECCP1IP(1)CMIP(1)EEIPBCLIPLVDIPTMR3IPECCP1IP(1)CMIP(1)EEIPBCLIPLVDIPTMR3IPECCP1IP(1)CMIP(1)EEIPBCLIPLVDIPTMR3IPECCP1IP(1)MCRSut RegisterPCFG3PCFG2PCFG1PCFG0ADCS1ADCS0CHS2CHS1CHS0GO/DONEADONADFMADCS2PCFG3PCFG2PCFG1PCFG0RA6RA5RA4RA3RA2RA1RA0PORTA Data Direction RegisterRE2RE1RE0LATE2LATE1LATE0	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0POR, BBil-GIEHPEIE/GIELTMR0IEINTOIERBIETMR0IFINTOIFRBIF00000DSPIF(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF00000DSPIP(1)ADIERCIETXIESSPIECCP1IETMR2IFTMR1IF00000DSPIP(1)ADIPRCIPTXIPSSPIPCCP1IPTMR2IFTMR1IP11111CMIF(1)EEIFBCLIFLVDIFTMR3IFECCP1IF(1)-0-00CMIF(1)EEIFBCLIELVDIFTMR3IFECCP1IF(1)-0-00CMIP(1)EEIPBCLIPLVDIFTMR3IFECCP1IP(1)-1-11AD Result RegisterCHS2CHS1CHS0GO/DONEADON00000ADCS1ADCS0CHS2CHS1CHS0GO/DONEADON00000ADFMADCS2PCFG3PCFG2PCFG1PCFG0000RA6RA5RA4RA3RA2RA1RA0-x0x00RE2RE1RE0 </td <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR SIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0000 000x SSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 SSPIF(1) ADIE RCIE TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 SSPIP(1) ADIP RCIP TXIP SSPIF CCP1IF TMR2IF TMR1IF 0111 1111 CMIF(1) EEIF BCLIF LVDIF TMR3IF ECCP1IF(1) -0-0 0000 CMIF(1) EEIF BCLIP LVDIF TMR3IF ECCP1IF(1) -0-0 0000 CMIF(1) EEIP BCLIP LVDIP TMR3IF ECCP1IP(1) -1-1 1111 VD Result Register xxxxx<td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR All o Res SIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIP RCIP TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIP⁽¹⁾ ADIP RCIP TXIP SSPIF CCP1IF TMR2IF TMR1IP 1111 1111 1111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111</td></td>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR SIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0000 000x SSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 SSPIF(1) ADIE RCIE TXIF SSPIF CCP1IF TMR2IF TMR1IF 0000 0000 SSPIP(1) ADIP RCIP TXIP SSPIF CCP1IF TMR2IF TMR1IF 0111 1111 CMIF(1) EEIF BCLIF LVDIF TMR3IF ECCP1IF(1) -0-0 0000 CMIF(1) EEIF BCLIP LVDIF TMR3IF ECCP1IF(1) -0-0 0000 CMIF(1) EEIP BCLIP LVDIP TMR3IF ECCP1IP(1) -1-1 1111 VD Result Register xxxxx <td>Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR All o Res SIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF⁽¹⁾ ADIP RCIP TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIP⁽¹⁾ ADIP RCIP TXIP SSPIF CCP1IF TMR2IF TMR1IP 1111 1111 1111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111</td>	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR All o Res SIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF 0.000 0.000 0.000 PSPIF ⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF ⁽¹⁾ ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIF ⁽¹⁾ ADIP RCIP TXIF SSPIF CCP1IF TMR2IF TMR1IF 0.000 0.000 0.000 PSPIP ⁽¹⁾ ADIP RCIP TXIP SSPIF CCP1IF TMR2IF TMR1IP 1111 1111 1111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111 1.111									

 $\label{eq:Legend: Legend: x = unknown, u = unknown, or = unimplemented, read as `0'. Shaded cells are not used for A/D conversion.$

Note 1: These bits are reserved on PIC18F2X8 devices; always maintain these bits clear.

21.0 COMPARATOR MODULE

Note:	The an	alog	comp	arators	are	only
	available	on	the	PIC18	F448	and
	PIC18F4	58.				

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RD0 through RD3 pins. The on-chip voltage reference (Section 22.0 "Comparator Voltage Reference Module") can also be an input to the comparators. The CMCON register, shown in Register 21-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 21-1.

REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	
bit 7							bit 0	

bit 7 C2OUT: Comparator 2 Output bit

 $\frac{\text{When C2INV} = 0:}{1 = C2 \text{ VIN+} > C2 \text{ VIN-}} \\ 0 = C2 \text{ VIN+} < C2 \text{ VIN-}$

 $\frac{\text{When C2INV} = 1:}{1 = C2 \text{ VIN+} < C2 \text{ VIN-}} \\ 0 = C2 \text{ VIN+} > C2 \text{ VIN-}$

bit 6 **C1OUT**: Comparator 1 Output bit

 $\frac{\text{When C1INV} = 0:}{1 = C1 \text{ VIN+} > C1 \text{ VIN-}}$ 0 = C1 VIN+ < C1 VIN-

 $\label{eq:main_state} \begin{array}{l} \underline{When \ C1INV = 1:} \\ \texttt{1} = \texttt{C1} \ \texttt{ViN+} < \texttt{C1} \ \texttt{ViN-} \\ \texttt{0} = \texttt{C1} \ \texttt{ViN+} > \texttt{C1} \ \texttt{ViN-} \end{array}$

- bit 5 C2INV: Comparator 2 Output Inversion bit
 - 1 = C2 output inverted
 - 0 = C2 output not inverted
- bit 4 C1INV: Comparator 1 Output Inversion bit
 - 1 = C1 output inverted
 - 0 = C1 output not inverted
- bit 3 **CIS**: Comparator Input Switch bit

When CM2:CM0 = 110:

- 1 = C1 VIN- connects to RD0/PSP0
 - C2 VIN- connects to RD2/PSP2
- 0 = C1 VIN- connects to RD1/PSP1
- C2 VIN- connects to RD3/PSP3
- bit 2-0 **CM2:CM0**: Comparator Mode bits


Figure 21-1 shows the Comparator modes and CM2:CM0 bit settings.

Le	egend:			
R	= Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as	
-n	a = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

21.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 21-1 shows the eight possible modes. The TRISD register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 27.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.




21.2 Comparator Operation

A single comparator is shown in Figure 21-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 21-2 represent the uncertainty due to input offsets and response time.

21.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 21-2).



21.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD and can be applied to either pin of the comparator(s).

21.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 22.0 "Comparator Voltage Reference Module" contains a detailed description of the module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 21-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

21.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 27.0 "Electrical Characteristics").

21.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RE1 and RE2 I/O pins. When enabled, multiplexors in the output path of the RE1 and RE2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 21-3 shows the comparator output block diagram.

The TRISE bits will still function as an output enable/ disable for the RE1 and RE2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 21-3: COMPARATOR OUTPUT BLOCK DIAGRAM



21.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2 register) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE2 register) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR2 register) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

21.7 Comparator Operation During Sleep


When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0> = 111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

21.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators will be powered down during the Reset interval.

21.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 21-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on DR	all o	e on ther sets
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000	0000	0000	0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000	0000	0000	0000
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR2	_	CMIF ⁽¹⁾	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	- 0 - 0	0000	- 0 - 0	0000
PIE2	_	CMIE ⁽¹⁾	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	- 0 - 0	0000	- 0 - 0	0000
IPR2	_	CMIP ⁽¹⁾	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾	-1-1	1111	-1-1	1111
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx	xxxx	uuuu	uuuu
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx	xxxx	uuuu	uuuu
TRISD	PORTD	Data Dire	ction Reg	gister					1111	1111	1111	1111
PORTE	_	—	—	—	—	RE2	RE1	RE0		-xxx		-000
LATE	_	_	_	_	_	LATE2	LATE1	LATE0		-xxx		-uuu
TRISE	IBF ⁽¹⁾	OBF ⁽¹⁾	IBOV(1)	PSPMODE ⁽¹⁾	_	TRISE2	TRISE1	TRISE0	0000	-111	0000	-111
Logond	unkr		unchang	ed - – unimple	montod	road oo '	<u></u>					

TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'

Note 1: These bits are reserved on PIC18F2X8 devices; always maintain these bits clear.

22.0 COMPARATOR VOLTAGE REFERENCE MODULE

Note:	The comparator voltage reference is only					
	available	on	the	PIC18F448	and	
	PIC18F45	8.				

This module is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The CVRCON register controls the operation of the reference, as shown in Register 22-1. The block diagram is shown in Figure 22-1.

The comparator and reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-, that are multiplexed with RA3 and RA2. The comparator reference supply voltage is controlled by the CVRSS bit.

22.1 Configuring the Comparator Voltage Reference

The comparator voltage reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the comparator voltage reference are as follows.

EQUATION 22-1:

If CVRR = 1: $CVREF = (CVR<3:0>/24) \times CVRSRC$ where: CVRSS = 1, CVRSRC = (VREF+) - (VREF-)CVRSS = 0, CVRSRC = AVDD - AVSS

EQUATION 22-2:


If CVRR = 0: CVREF = (CVRSRC x 1/4) + (CVR<3:0>/32) x CVRSRC where: CVRSS = 1, CVRSRC = (VREF+) - (VREF-) CVRSS = 0, CVRSRC = AVDD - AVSS

The settling time of the Comparator Voltage Reference must be considered when changing the RA0/AN0/ CVREF output (see Table 27-4 in **Section 27.2** "**DC Characteristics**").

REGISTER 22-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0		
	bit 7							bit 0		
bit 7		omparator V	•	rence Enabl	e bit					
		circuit powe								
1.11.0		circuit powe								
bit 6		omparator V	•							
		 = CVREF voltage level is also output on the RA0/AN0/CVREF pin = CVREF voltage is disconnected from the RA0/AN0/CVREF pin 								
bit 5	CVRR: Co	mparator VR	EF Range S	election bit						
	1 = 0.00 C	VRSRC to 0.6	25 CVRSRC	with CVRSR	c/24 step si	ze				
	0 = 0.25 C	VRSRC to 0.7	19 CVRSRC	with CVRSR	c/32 step si	ze				
bit 4	CVRSS: C	omparator V	REF Source	Selection bi	t					
		rator referer rator referer		`	, (REF-)				
bit 3-0	CVR<3:0>	: Comparato	r Vref Valu	e Selection	$0 \le CVR3:C$	VR0 ≤ 15 b	its			
	When CVR									
	CVREF = (C)	CVR3:CVR0/	24) • (CVR	SRC)						
	When CVR									
	CVREF = 1/	4 • (CVRSRC	c) + (CVR3:	CVR0/32) •	(CVRSRC)					
	Legend:									
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'		
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is u	nknown		





22.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 22-1) keep VREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the VREF output changes with fluctuations in that source. The absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

22.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

22.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit CVREN (CVRCON register). This Reset also disconnects the reference from the RA2 pin by clearing bit CVROE (CVRCON register) and selects the high-voltage range by clearing bit CVRR (CVRCON register). The CVRSS value select bits, CVRCON<3:0>, are also cleared.

22.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA0/AN0 pin if the TRISA<0> bit is set and the CVROE bit (CVRCON<6>) is set. Enabling the voltage reference output onto the RA0/AN0 pin, with an input signal present, will increase current consumption. Connecting RA0/AN0 as a digital output, with CVRSS enabled, will also increase current consumption.

The RA0/AN0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 22-2 shows an example buffering technique.

FIGURE 22-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value all oth Rese	her
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0	0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0	0000
TRISA	_	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	-111 1111	-111 1	L111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used with the comparator voltage reference.

NOTES:

vww.DataSheet4U.com

23.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.


This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower than the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software which minimizes the current consumption for the device. Figure 23-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shutdown the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference TB – TA is the total time for shutdown.


The block diagram for the LVD module is shown in Figure 23-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal, setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 23-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).









The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin LVDIN to one input of the comparator (Figure 23-3). The other input is connected to the internally generated voltage reference (parameter #D423 in **Section 27.2** "**DC Characteristics**"). This gives users flexibility, because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 23-3: LOW-VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM

23.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

LVDCON.	LOW-VOL	IAGE DEI			ISTER			
U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	
—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	
bit 7							bit 0	

REGISTER 23-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low-Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low-Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1110 = 4.45V min.-4.83V max.
 - 1101 = 4.16V min.-4.5V max.
 - 1100 = 3.96V min.-4.2V max.
 - 1011 = 3.76V min.-4.08V max.
 - 1010 = 3.57V min.-3.87V max.
 - 1001 = 3.47V min.-3.75V max.
 - 1000 = 3.27V min.-3.55V max.
 - 0111 = 2.98V min.-3.22V max.
 - 0110 = 2.77V min.-3.01V max.
 - 0101 = 2.67 V min. 2.89 V max.
 - 0100 = 2.48V min. 2.68V max.
 - 0011 = 2.37V min.-2.57V max.
 - 0010 = 2.18V min.-2.36V max. 0001 = 1.98V min.-2.14V max.
 - 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

vw.DataSheet4U.com

23.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

w.DataSheet4U.com

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register) which selects the desired LVD trip point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 23-4 shows typical waveforms that the LVD module may be used to detect.



23.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 23-4.

23.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

23.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

23.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

NOTES:

vww.DataSheet4U.com

24.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These are:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- www.DataSheet4U.com Interrupts
 - Watchdog Timer (WDT)
 - Sleep
 - Code Protection
 - ID Locations
 - In-Circuit Serial Programming

All PIC18FXX8 devices have a Watchdog Timer which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very Low-Current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

24.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh) which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointed to the Configuration register, sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H		_	OSCSEN			FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H	—			—	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300006h	CONFIG4L	DEBUG	_	_	_	_	LVP	—	STVREN	11-1
300008h	CONFIG5L	_	_	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	-	—	-	—	—	—	11
30000Ah	CONFIG6L	—	_	-	—	WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	-	—	—	—	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	—	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1000

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: See Register 24-11 for DEVID1 values.

REGISTER 2	4-1:	CONFIG1H	: CONFIGL	JRATION R	EGISTER 1	HIGH (BYT	E ADDRE	ESS 30000	01h)
		U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
		—	_	OSCSEN	_	—	FOSC2	FOSC1	FOSC0
		bit 7							bit 0
bi	it 7-6	Unimpleme	ented: Read	as '0'					
bi	it 5	OSCSEN: (Oscillator Sys	stem Clock S	witch Enable	e bit			
			•			led (main osc ed (oscillator		,	1
bi	it 4-3	Unimpleme	ented: Read	as '0'					
bi	t 2-0	FOSC2:FO	SCO : Oscilla	tor Selection	bits				
t4U.com		110 = HS o 101 = EC o	scillator with scillator w/O scillator w/O scillator scillator scillator	SC2 configur	l/clock freque ed as RA6	ency = (4 x F			
		Legend:							
		R = Readab	le bit	P = Program	nmable bit	U = Unimple	mented bi	t, read as '(D'
		-n = Value v	when device	is unprogram	imed	u = Unchang	ged from p	rogrammed	d state

REGISTER 24-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

					•			
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
	—	—	—	—	BORV1	BORV0	BOREN	PWRTEN
	bit 7							bit 0
bit 7-4	Unimplem	ented: Read	as '0'					
bit 3-2	BORV1:BC	DRV0: Brown	i-out Reset V	oltage bits				
	11 = VBOR	set to 2.0V						
	10 = VBOR	set to 2.7V						
	01 = VBOR	set to 4.2V						
	00 = VBOR	set to 4.5V						
bit 1	BOREN: B	rown-out Res	set Enable bi	it				
	1 = Brown-	out Reset en	abled					
	0 = Brown-	out Reset dis	sabled					
bit 0	PWRTEN :	Power-up Tir	mer Enable b	bit				
	1 = PWRT	disabled						
	0 = PWRT	enabled						
	Legend:							
	R = Readal	ble bit	P = Program	mmable bit	U = Unim	plemented	bit, read as	s 'O'
	-n = Value	when device	is unprogram	nmed	u = Uncha	anged from	programm	ed state

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

111 =	1:128
110 =	1:64

- 101 = 1:32
- 100 = 1:16
- 011 = 1:8
- 010 = 1:4 001 = 1:2
 - 000 = 1:1
 - Note: The Watchdog Timer postscale select bits configuration used in the PIC18FXXX devices has changed from the configuration used in the PIC18CXXX devices.

bit 0 WDTEN: Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-4: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1			
	DEBUG	—	—	—	—	LVP	—	STVREN			
	bit 7							bit 0			
bit 7	1 = Backgr	Background D round Debugg round Debugg	ger disabled	d. RB6 and I	•	•		•			
bit 6-3	Unimplemented: Read as '0'										
bit 2	LVP: Low-	Voltage ICSF	Enable bit								
		oltage ICSP e oltage ICSP o									
bit 1	Unimplem	ented: Read	as '0'								
bit 0	STVREN:	Stack Full/Un	derflow Re	set Enable b	oit						
		1 = Stack Full/Underflow will cause Reset0 = Stack Full/Underflow will not cause Reset									
	Legend:	hla hit		bla bit	11_1	nlomonto	hit road as	·0'			
	R = Reada		C = Cleara		0 = 0	plemented	d bit, read as	U			

REG	REGISTER 24-5:		CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)										
		U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1				
		_	—	—	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0				
		bit 7	it 7 bit										
	bit 7-4	Unimpleme	Unimplemented: Read as '0'										
	bit 3	CP3: Code	CP3: Code Protection bit ⁽¹⁾										
		1 = Block 3 0 = Block 3											
	bit 2	CP2: Code Protection bit ⁽¹⁾											
		1 = Block 2 0 = Block 2											
ataSheet4U.com	bit 1	CP1: Code Protection bit											
		 1 = Block 1 (002000-003FFFh) not code-protected 0 = Block 1 (002000-003FFFh) code-protected 											
	bit 0	CP0: Code Protection bit											
		 1 = Block 0 (000200-001FFFh) not code-protected 0 = Block 0 (000200-001FFFh) code-protected 											
		Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.											

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 24-6: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

-					(/			
	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0			
	CPD	CPB	_	—	—	_	—	_			
	bit 7							bit 0			
bit 7	CPD: Data EEPROM Code Protection bit										
	1 = Data EEPROM not code-protected										
	0 = Data EEPROM code-protected										
bit 6	CPB: Boot	Block Code	Protection	bit							
		•	,	not code-pr							
	0 = Boot B	lock (00000	0-0001FFh)	code-protect	cted						
bit 5-0	Unimplem	ented: Rea	d as '0'								
	Legend:										
	R = Reada	ble bit	C = Clear	able bit	U = Unin	nplemented	bit, read as '	0'			
	-n = Value	when device	e is unprogra	ammed	u = Uncł	nanged from	programme	d state			

CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah) **REGISTER 24-7:** R/P-1 R/P-1 U-0 U-0 U-0 R/P-1 R/P-1 U-0 WRT3⁽¹⁾ WRT2⁽¹⁾ WRT1 WRT0 bit 7 bit 0 Unimplemented: Read as '0' bit 7-4 WRT3: Write Protection bit⁽¹⁾ bit 3

- ww.DataSneet4U.com
- 1 = Block 3 (006000-007FFFh) not write-protected 0 = Block 3 (006000-007FFFh) write-protected bit 2 WRT2: Write Protection bit⁽¹⁾ 1 = Block 2 (004000-005FFFh) not write-protected 0 = Block 2 (004000-005FFFh) write-protected bit 1 WRT1: Write Protection bit 1 = Block 1 (002000-003FFFh) not write-protected 0 = Block 1 (002000-003FFFh) write-protected
- bit 0 WRT0: Write Protection bit
 - 1 = Block 0 (000200-001FFFh) not write-protected
 - 0 = Block 0 (000200-001FFFh) write-protected

Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-8: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

K 24-8:	CONFIGO	H: CONFIG	URATION	REGISTE	R 6 HIGH (E	STIEADD	RE333000	iven)		
	R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0		
	WRTD	WRTB	WRTC	—	—	—	—	_		
	bit 7							bit 0		
bit 7	WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected									
	0 = Data E	EPROM wri	te-protectec	ł						
bit 6	WRTB: Bo	ot Block Wr	ite Protectio	n bit						
	1 = Boot B	lock (00000	0-0001FFh)	not write-pr	otected					
	0 = Boot B	lock (00000	0-0001FFh)	write-protect	cted					
bit 5	WRTC: Co	onfiguration	Register Wr	ite Protectio	n bit					
	1 = Config	uration regis	ters (30000	0-3000FFh)	not write-pro	otected				
	0 = Config	uration regis	ters (30000	0-3000FFh)	write-protec	ted				
	Note:	This bit is r	ead-only an	nd cannot be	changed in	user mode.				
bit 4-0	Unimplem	ented: Rea	d as '0'							

Legend:R = Readable bitP = Programmable bitU = Unimplemented bit, read as '0'-n = Value when device is unprogrammedu = Unchanged from programmed state

REGI	REGISTER 24-9:		CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)										
		U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
		—	_	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0				
		bit 7							bit 0				
	bit 7-4	Unimplemented: Read as '0'											
	bit 3	EBTR3: Ta	EBTR3: Table Read Protection bit ⁽¹⁾										
		 1 = Block 3 (006000-007FFFh) not protected from table reads executed in other blocks 0 = Block 3 (006000-007FFFh) protected from table reads executed in other blocks 											
	bit 2	EBTR2: Ta	EBTR2: Table Read Protection bit ⁽¹⁾										
		 1 = Block 2 (004000-005FFFh) not protected from table reads executed in other blocks 0 = Block 2 (004000-005FFFh) protected from table reads executed in other blocks 											
taSheet4U.com	bit 1	EBTR1: Table Read Protection bit											
		 1 = Block 1 (002000-003FFFh) not protected from table reads executed in other blocks 0 = Block 1 (002000-003FFFh) protected from table reads executed in other blocks 											
	bit 0	EBTR0: Table Read Protection bit											
		 1 = Block 0 (000200-001FFFh) not protected from table reads executed in other blocks 0 = Block 0 (000200-001FFFh) protected from table reads executed in other blocks 											
		Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.											
		Legend:											
		R = Reada	ble bit	P = Prog	rammable b	it U = Uni	mplemented	bit, read as	'0'				

REGISTER 24-10: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

 							,
U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
_	EBTRB	_	_	—	—	—	—
bit 7							bit 0
Unimplem	ented: Rea	d as '0'					

u = Unchanged from programmed state

bit 7

bit 6 EBTRB: Boot Block Table Read Protection bit

-n = Value when device is unprogrammed

1 = Boot Block (000000-0001FFh) not protected from table reads executed in other blocks

0 = Boot Block (000000-0001FFh) protected from table reads executed in other blocks

Unimplemented: Read as '0' bit 5-0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 24-11: DEVID1: DEVICE ID REGISTER 1 FOR PIC18FXX8 DEVICES (BYTE ADDRESS 3FFFFEh)

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

These bits are used with the DEV<10:3> bits in the Device ID Register 2 to identify the part number.

000 = PIC18F248

001 = PIC18F448

010 = PIC18F258

011 = PIC18F458

Dataonootioitoini

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

REGISTER 24-12: DEVID2: DEVICE ID REGISTER 2 FOR PIC18FXX8 DEVICES (BYTE ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

00001000 = PIC18FXX8

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	e is unprogrammed	u = Unchanged from programmed state

24.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT. The WDT time-out period values may be found in **Section 27.0** "**Electrical Characteristics**" under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.

Note: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared but the postscaler assignment is not changed.

24.2.1 CONTROL REGISTER

Register 24-13 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit only when the configuration bit has disabled the WDT.

REGISTER 24-13: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on

0 = Watchdog Timer is turned off if the WDTEN configuration bit in the Configuration register = 0

Legend:

Logona.	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	-n = Value at POR

24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of device programming by the value written to the CONFIG2H Configuration register.




TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H					WDTPS2	WDTPS1	WDTPS0	WDTEN
RCON	IPEN	—	_	RI	TO	PD	POR	BOR
WDTCON	—	_		_	_			SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

24.3 Power-Down Mode (Sleep)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (RCON<2>) is cleared, the TO bit (RCON<3>) is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

24.3.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

The following peripheral interrupts can wake the device from Sleep:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (Start/Stop) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I²C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


24.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



XT, HS or LP Oscillator mode assumed. Note 1:

GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line. Tost = 1024 Tosc (drawing not to scale). This delay will not occur for RC and EC Oscillator modes. CLKO is not available in these oscillator modes but shown here for timing reference. 2:

3:

4:

24.4 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PICmicro devices.

The user program memory is divided into five blocks. One of these is a boot block of 512 bytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-3 shows the program memory organization for 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-3.

FIGURE 24-3: CODE-PROTECTED PROGRAM MEMORY FOR PIC18FXX8

et4U.com	MEMORY SI	ZE/DEVICE		Block Code Protection		
	16 Kbytes (PIC18FX48)	32 Kbytes (PIC18FX58)	Address Range	Controlled By:		
	Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB		
	Block 0	Block 0	000200h 001FFFh	CP0, WRT0, EBTR0		
	Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1		
	Unimplemented Read '0's	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2		
	Unimplemented Read '0's	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3		
	Unimplemented Read '0's	Unimplemented Read '0's	008000h	(Unimplemented Memory Space)		
			1FFFFFh			

TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		_	_		CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	—	_	—	—
30000Ah	CONFIG6L	_	—	_	_	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	_	—	—
30000Ch	CONFIG7L	—	—	—	—	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	—	_	—	—

Legend: Shaded cells are unimplemented.


24.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In user mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-4 through 24-6 illustrate table write and table read protection.

Note:	Code protection bits may only be written to
	a '0' from a '1' state. It is not possible to
	write a '1' to a bit in the '0' state. Code
	protection bits are only set to '1' by a full
	chip erase or block erase function. The full
	chip erase and block erase functions can
	only be initiated via ICSP or an external
	programmer.

FIGURE 24-4:	TABLE WRITE (WRITH) DISALLOWED









FIGURE 24-6: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



24.4.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

24.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In user mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.5 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.6 In-Circuit Serial Programming

PIC18FXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When the DEBUG bit in Configuration register, CONFIG4L, is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Resources used include 2 I/O pins, stack locations, program memory and data memory. For more information on the resources required, see the User's Guide for the In-Circuit Debugger you are using. To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies. The Microchip In-Circuit Debugger (ICD) used with the PIC18FXXX microcontrollers is the MPLAB[®] ICD 2.

24.8 Low-Voltage ICSP Programming

The LVP bit in Configuration register, CONFIG4L, enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM pin, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

- Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin.
 - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR/VPP. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only High-Voltage Programming mode can be used to program the device.

When using Low-Voltage ICSP Programming, the part must be supplied 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the codeprotect bits from an ON state to an OFF state. For all other cases of Low-Voltage ICSP Programming, the part may be programmed at the normal operating voltage. This means unique user IDs or user code can be reprogrammed or added.

NOTES:

vww.DataSheet4U.com

25.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 25-2, lists the instructions recognized by the Microchip MPASM[™] Assembler.

Section 25.2 "Instruction Set" provides a description of each instruction.

25.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description							
a	RAM access bit:							
	a = 0: RAM location in Access RAM (BSR register is ignored)							
	a = 1: RAM bank is specified by BSR register							
bbb	Bit address within an 8-bit file register (0 to 7).							
BSR	Bank Select Register. Used to select the current RAM bank.							
d	Destination select bit:							
	d = 0: store result in WREG d = 1: store result in file register f							
dest	Destination either the WREG register or the specified register file location.							
f	8-bit register file address (0x00 to 0xFF).							
fs fd ^{om}	12-bit register file address (0x000 to 0xFFF). This is the source address. 12-bit register file address (0x000 to 0xFFF). This is the destination address.							
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).							
label	Label name.							
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:							
*	No change to register (such as TBLPTR with table reads and writes)							
*+	Post-Increment register (such as TBLPTR with table reads and writes)							
* + * -								
	Post-Decrement register (such as TBLPTR with table reads and writes)							
+*	Pre-Increment register (such as TBLPTR with table reads and writes)							
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.							
PRODH	Product of Multiply High Byte.							
PRODL	Product of Multiply Low Byte.							
S	Fast Call/Return mode select bit:							
	s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)							
u	Unused or unchanged.							
WREG	Working register (accumulator).							
	Don't care (0 or 1).							
x	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.							
TBLPTR	21-bit Table Pointer (points to a program memory location).							
TABLAT	8-bit Table Latch.							
TOS	Top-of-Stack.							
PC	Program Counter							
PCL	Program Counter Low Byte.							
PCH	Program Counter High Byte.							
PCLATH	Program Counter High Byte Latch.							
PCLATU	Program Counter Upper Byte Latch.							
GIE	Global Interrupt Enable bit.							
WDT	Watchdog Timer.							
TO	Time-out bit.							
PD	Power-Down bit.							
C, DC, Z, OV, N								
[]	Optional.							
()	Contents.							
\rightarrow	Assigned to.							
< >	Register bit field.							
e	In the set of.							
~	User defined term (font is courier).							

Byte-oriented file register operations	Example Instruction
<u>15 10 9 8 7 0</u>	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
$ d = 0 \ \text{for result destination to be WREG register} $ $ d = 1 \ \text{for result destination to be file register (f)} $ $ a = 0 \ \text{to force Access Bank} $ $ a = 1 \ \text{for BSR to select bank} $ $ f = 8 \ \text{bit file register address} $	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
<u>15 12 11 9 8 7 0</u>	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 0x7F
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
n<10.8> (literal)	
n<19:8> (literal) S = Fast bit	
S = Fast bit	
	BRA MYFUNC
S = Fast bit	BRA MYFUNC

TABLE 25-2: PIC18FXXX INSTRUCTION SET

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word				Status	Natas
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR	ENTED	FILE REGISTER OPERATIONS	5						
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1.2
INCF	f, d, a	Increment f	1 .	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)		10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1		00da	ffff	ffff	Z. N	1, 2
MOVF	f, d, a	Move f	1		00da	ffff		Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2		ffff	ffff		None	•
	·s, ·u	f _d (destination) 2nd word	—		ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1		111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1		001a	ffff	ffff	None	
NEGF	f, a	Negate f	1		110a	ffff	ffff	C, DC, Z, OV, N	1.2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	., _
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff		1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	1, 4
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff		
SETF	f, a	Set f	1		100a	ffff	ffff	,	
SUBFWB	f, d, a	Subtract f from WREG with	1		100a 01da	ffff	ffff	C, DC, Z, OV, N	1 2
	1, u, a	borrow	1	0101	UIUA	LLLL		0, 00, 2, 00, 1	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1		10da	ffff	ffff	C, DC, Z, OV, N	1.2
	., ., .	borrow	•	0101	2000			0, 20, 2, 0, 1, 1	.,_
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a, a	Test f, skip if 0	1 (2 or 3)		011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1		10da	ffff		Z, N	1, 2
		LE REGISTER OPERATIONS		0001	rouu			2,11	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1.2
BSF	f, b, a	Bit Set f	1		bbba bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)			ffff	ffff	None	1, 2 3, 4
BTFSC		Bit Test f, Skip if Set	1 (2 or 3)		bbba bbba	ffff	ffff	None	3, 4 3, 4
BTG	f, b, a f d a	Bit Toggle f	1 (2 01 3)		bbba bbba	ffff	ffff		3, 4 1, 2

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	onic,	Description	Cycles	16-E	Bit Instr	uction V	Vord	Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP		Go into Standby mode	1	0000	0000	0000	0011	TO. PD	

TABLE 25-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 25-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Natao
				MSb			LSb	Affected	Notes
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEMORY \leftrightarrow PROGRAM MEMORY OPERATIONS									
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

25.2 Instruction Set

ADD	LW	ADD Litera	l to W			
Synta	ax:	[label] AD	DLW k			
Oper	ands:	$0 \le k \le 255$				
Oper	ation:	$(W) + k \to W$				
Statu	s Affected:	N, OV, C, D	C, Z			
Enco	ding:	0000	1111	kkkk	kkkk	
Desc	Description: The contents of W are added to literal 'k' and the result is place					
Word	ls:	1				
Cycle	es:	1				
	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'k'	Proc Da		Vrite to W	
Exam	<u>nple:</u>	ADDLW	0x15			
	Before Instruc	tion				
	W =	0,110				
	After Instructio	on 0x25				
	VV =	UXZO				

ADDWF	ADD W to t	f				
Syntax:	[label] AD	DWF	f [,d [,a]]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(W)+(f)\rightarrow$	dest				
Status Affected:	N, OV, C, D	0C, Z				
Encoding:	0010	01da	fff	f	ffff	
Description:	result is sto result is sto (default). If	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR is used.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3		Q4	
Decode	Read register 'f'	Proce Dat			/rite to stination	
Example:	ADDWF	REG,	W			
Before Instruc	tion					
W REG	= 0x17 = 0xC2					
After Instruction	_					
W REG	= 0xD9 = 0xC2					

 $\ensuremath{\textcircled{}^{\odot}}$ 2004 Microchip Technology Inc.

ADDWFC	ADD W and Carry bit to f					
Syntax:	[label] ADD	WFC	f [,d [,a]]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) + (f) + (C)	$C) \rightarrow des$	t			
Status Affected:	N, OV, C, D0	C, Z				
Encoding:	0010	00da	ffff	ffff		
Description: 4U.com	Add W, the C location 'f'. If in W. If 'd' is data memory Access Bank the BSR will	'd' is 'o', '1', the r y locatior will be s	the result esult is pla o 'f'. If 'a' is selected. I	is placed aced in s '0', the f 'a' is '1',		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Vrite to stination		
Example:	ADDWFC	REG,	W			
Before Instruc Carry bit REG W After Instructio	= 1 = 0x02 = 0x4D					

ANDLW	AND Litera	AND Literal with W					
Syntax:	[label] AN	IDLW	k				
Operands:	$0 \le k \le 255$	$0 \le k \le 255$					
Operation:	(W) .AND.	$k \to W$					
Status Affected:	N, Z						
Encoding:	0000	1011	kkkk	k kkkk			
Description:				Ded with the placed in W			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Read literal 'k'	Proce Data		Write to W			
Example:	ANDLW	0x5F					
Before Instruc W	tion = 0xA3						
After Instruction	on						

W

= 0x03

After Ir	nstructio	n	
С	arry bit	=	0
R	EG	=	0x02
N	/	=	0x50

AND	WF	AND W w	th f			вс	, ,	E
Synta	ax:	[label] A	NDWF	f [,d [,a]]		Sy	ntax:	[
Oper	ands:	0 ≤ f ≤ 255	i			Ор	erands:	-
		$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$				Ор	eration:	if
Oper	ation:	(W) .AND.	(f) \rightarrow des	st		Sta	tus Affected:	Ν
Statu	s Affected:	N, Z				En	coding:	Γ
Enco	ding:	0001	01da	ffff	ffff	De	scription:	L
Desc	ription:	-	lf 'd' is '0 is '1', the 'f' (defau nk will be	', the resu result is s lt). If 'a' is selected.	It is stored tored back '0', the If 'a' is '1',			v T a ii t F
Word	ls:	1						t
Cycle	es:	1					ords:	1
QC	ycle Activity:						cles:	1
	Q1	Q2	Q		Q4		Cycle Activity: Jump:	
	Decode	Read register 'f'	Proce Dat		Write to stination		Q1	
			Dat		Sunation		Decode	Re
<u>Exan</u>		ANDWF	REG,	W			No	
	Before Instruc W						operation	0
	REG	= 0x17 $= 0xC2$				lf	No Jump:	
	After Instruction						Q1	-
	W REG	= 0x02 $= 0xC2$					Decode	Re
						Exa	ample:	I
							Before Instru PC After Instruct If Carry	ion
							PC If Carry PC	

	(10)12	/ .	0		
us Affected:	None				
oding:	1110	0010	nnni	n	nnnn
cription:	If the Carry will branch. The 2's cor added to th incremente tion, the ne PC + 2 + 2t two-cycle in	nplemen e PC. Sir d to fetch w addres n. This in	t numb nce the n the ne ss will t structio	er '2n PC w ext ins	' is ill have struc-
ds:	1				
es:	1(2)				
Cycle Activity: ump:					
Q1	Q2	Q3	3	C	Q4
Decode	Read literal 'n'	Proce Data		Write	to PC
No	No	No		N	0
operation	operation	operat	tion	oper	ation
o Jump:					
Q1	Q2	Q3	3	C	Q4
Decode	Read literal	Proce	ess	N	0
	'n'	Data	a	oper	ation
mple:	HERE	BC	JUMP		
		DC	0.0111		
Before Instruc PC		dress (HERE)		

1; address (JUMP)

0; address (HERE + 2)

= =

=

Branch if Carry [label] BC n -128 \leq n \leq 127 if Carry bit is '1' (PC) + 2 + 2n \rightarrow PC

BCF	Bit Clear f						
Syntax:	[<i>label</i>] BCF f,b[,a]						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$						
Operation:	$0 \rightarrow f < b >$						
Status Affected:	None						
Encoding:	1001	bbba	ffff	ffff			
Description: U.com Words:	the Access riding the E bank will b	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Read register 'f'	Proce Dat		Write egister 'f'			
Example:	BCF	FLAG_RI	EG, 7				
After Instructio	EG = 0xC7						

BN		Branch if N	Branch if Negative						
Synta	ax:	[label] BN	In						
Oper	ands:	-128 ≤ n ≤ [•]	127						
Oper	ation:	if Negative (PC) + 2 +		;					
Statu	s Affected:	None							
Enco	oding:	1110	0110	nnnr	n nnnn				
Dest	rription:	program wi The 2's cor added to th incremente tion, the ne PC + 2 + 2	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Word	ls:	1							
Cycle	es:	1(2)							
Q C If Ju	ycle Activity: mp:								
	Q1	Q2	Q	3	Q4				
	Decode	Read literal 'n'	Proce Dat		Write to PC				
	No operation	No operation	No opera		No operation				
lf No	o Jump:								
	Q1	Q2	Q	3	Q4				
	Decode	Read literal 'n'	Proce Dat		No operation				
Evon	nple:	HERE	BN	Jump					

Before Instruction PC	=	address (HERE)
After Instruction		
If Negative	=	1;
PC	=	address (Jump)
If Negative	=	
PC	=	address (HERE + 2)

BNC		Branch if N	lot Carry		BNN		Branch if N	ot Negative			
Synta	ax:	[label] BN	C n		Syntax:	Syntax:		[<i>label</i>] BNN n			
Oper	ands:	-128 ≤ n ≤ 1	27		Operand	s:	-128 ≤ n ≤ 127				
Oper	ration:	if Carry bit i (PC) + 2 + 2			Operatio	n:	if Negative (PC) + 2 +				
Statu	is Affected:	None			Status At	ffected:	None				
Enco	oding:	1110	0011 nr	inn nnnn	Encoding	g:	1110	0111 nr	inn nnnn		
Desc	ription:	will branch. The 2's com added to the incremented tion, the new	plement num e PC. Since the d to fetch the w address wi h. This instruct	he PC will have next instruc-	Descripti	Description:		If the Negative bit is '0', then the program will branch. The 2's complement number '2n' added to the PC. Since the PC will incremented to fetch the next inst tion, the new address will be PC + 2 + 2n. This instruction is the two-cycle instruction.			
Word	ds:	1			Words:		1				
Cycle	es:	1(2)			Cycles:		1(2)				
Q C If Ju	ycle Activity: Imp:				Q Cycle If Jump:	Activity:					
	Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC	C	Decode	Read literal 'n'	Process Data	Write to PO		
	No operation	No operation	No operation	No operation		No peration	No operation	No operation	No operation		
lf No	Jump:	operation	operation	operation	lf No Ju		operation	operation	operation		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation		
<u>Exan</u>	nple:	HERE	BNC Jum	p	Example	<u>:</u>	HERE	BNN Jum	p		
	Before Instruc	ction			Bef	ore Instruc	tion				
	PC		dress (HER	E)		PC		dress (HERI	Ξ)		
	After Instruction If Carry PC	= 0;	ldress (Jump)	Afte	er Instruction If Negativ PC	ve = 0;	ldress (Jum	5)		
	If Carry	= 1;			If Negative = 1;		r				

incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC 'n' Data Write to PC 'n' Data Operation operation operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process No operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process No operation Decode Read literal Process No operation Decode Read literal Process No 'n' Data Operation	BNO	v	Branch if N	Branch if Not Overflow						
Operation:if Overflow bit is '0' $(PC) + 2 + 2n \rightarrow PC$ Status Affected:NoneEncoding:11100101nnnnDescription:If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:21Q1Q2Q3Q4DecodeRead literalProcessNoNoNooperationoperationIf No Jump:Q1Q2Q1Q2Q3Q4DecodeRead literalProcessNoNoNoNoNoJump:Q1Q2Q3Q4DecodeRead literalProcessNooperationoperationPC=address (HERE)	Synta	ax:	[<i>label</i>] BN	[<i>label</i>] BNOV n						
$(PC) + 2 + 2n \rightarrow PC$ Status Affected: None Encoding: 1110 0101 nnnn nnnn Description: If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC 'n' Data No No No No No operation operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process No operation operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process No operation FC = address (HERE)	Oper	ands:	-128 ≤ n ≤ 1	27						
Encoding:11100101nmnnmnDescription:If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:1Q1Q2Q3Q4DecodeNoNoNoNoNoNooperationoperationoperationoperationIf No Jump:Q1Q1Q2Q3Q4DecodeRead literalProcessNo operationIf No Jump:Q1Q1Q2Q3Q4DecodeRead literal 'n'PC=address (HERE)	Oper	ation:								
Description: If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal No operation Operation PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal No operation Operation Operation Operation Decode Read literal Process No operation Data Operation Decode Read literal Process No operation Data Operation Decode Read literal Process No operation Data Operation Decode Read literal Process No operation Data Operation Decode Read literal Process No operation Data Operation Decode Read literal Process No operation Decode Read literal Process No operation Data Operation Decode Read literal PC = address (HERE)	Statu	is Affected:	None							
program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity: If Jump:Q1Q2Q3Q4DecodeRead literal n'ProcessWrite to PC in'NoNoNoNoNoNoIf No Jump:Q1Q2Q3Q4DecodeRead literal n'PcProcessNoNoNoNoNoNoNoNoOperationOperationOperationProcessNoNoPC= address (HERE)	Enco	oding:	1110	0101 nn	nn nnnn					
Words:1Cycles:1(2)Q Cycle Activity:If Jump:Q1Q2Q3Q4DecodeRead literalProcessWrite to PCNoNoNoNooperationoperationoperationIf No Jump:Q1Q2Q3Q4DecodeRead literalProcessNoIf No Jump:Q1Q2Q3Q4DecodeRead literalProcessNooperationDataoperationExample:HEREBNOVJumpBefore InstructionPC=address (HERE)			program wil The 2's com added to the incremented tion, the new PC + 2 + 2r	program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be						
Cycles:1(2)Q Cycle Activity:If Jump: $Q1$ Q2Q3Q4DecodeRead literalProcessWrite to PC'n'DataNoNoNooperationoperationoperationoperationIf No Jump:Q1Q1Q2Q3Q4DecodeRead literal'n'DataoperationDataexample:HEREBefore InstructionPC= address (HERE)	More	40.								
$\begin{array}{c ccccc} Q \ Cycle \ Activity: \\ \mbox{If Jump:} \\ \hline Q1 & Q2 & Q3 & Q4 \\ \hline \hline Decode & Read literal & Process & Write to PC \\ \hline n' & Data & \\ \hline Data & \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$										
Decode Read literal 'n' Process Data Write to PC No No No No operation operation operation If No Jump: Q1 Q2 Q3 Q1 Decode Read literal 'n' Process No Decode Read literal 'n' Process No Decode Read literal 'n' Process No Example: HERE BNOV Jump Before Instruction PC = address (HERE)	QC	ycle Activity:	(_)							
'n' Data No No No operation operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process No 'n' Data operation		Q1	Q2	Q3	Q4					
operation operation operation If No Jump: Q1 Q2 Q3 Q4 Decode Read literal 'n' Process No operation Example: HERE BNOV Jump Before Instruction PC = address (HERE)		Decode			Write to PC					
Q1 Q2 Q3 Q4 Decode Read literal Process No 'n' Data operation Example: HERE BNOV Jump Before Instruction PC = address (HERE)		-	-	-	-					
Decode Read literal 'n' Process Data No operation Example: HERE BNOV Jump Before Instruction PC = address (HERE)	lf No	o Jump:								
'n' Data operation Example: HERE BNOV Jump Before Instruction PC = address (HERE)		Q1	Q2	Q3	Q4					
Before Instruction PC = address (HERE)										
PC = address (HERE)	<u>Exan</u>	nple:	HERE	BNOV Jum <u>r</u>)					
If Overflow = 0; PC = address (Jump) If Overflow = 1;		PC After Instruction If Overflo PC	= ad on ow = 0; = ad							

Synta	ax.	[<i>label</i>] BNZ n				
Oper		$-128 \le n \le 127$				
Oper		if Zero bit is (PC) + 2 + 2	ʻ0'			
Statu	s Affected:	None				
Enco	ding:	1110	0001	nnnn	nnnn	
Desc	ription:	If the Zero bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.				
Word	s:	1				
Cycle	es:	1(2)				
Q Cy If Ju	ycle Activity: mp:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'n'	Proce Data		rite to PC	
	No operation	No operation	No operat		No operation	
lf No	Jump:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'n'	Proce Data		No operation	
<u>Exam</u>	<u>iple:</u>	HERE	BNZ	Jump		
	Before Instruc PC After Instructic	= ac	Idress (I	HERE)		

	BRA		Unconditio	nal Branch		BSF	Bit Set f			
	Synta	ax:	[label] BR	An		Syntax:	[label] BS	F f,b[,a]	
	Oper	ands:	-1024 ≤ n ≤	1023		Operands:	$0 \le f \le 255$			
	Operation: Status Affected: Encoding: Description:		(PC) + 2 + 2	$2n \rightarrow PC$			0 ≤ b ≤ 7 a ∈ [0,1]			
			None	None		Operation:	a ∈ [0,1] 1 → f 			
			1101	0nnn nni	nn nnnn	Status Affected:	None None			
			Add the 2's the PC. Since	Add the 2's complement number '2n' to		Encoding:	1000	bbba	ffff	ffff
			instruction,	d to fetch the r the new addre n. This instruct struction.	ess will be	Description:	Bit 'b' in reg Access Bar overriding t the bank wi BSR value.	hk will be he BSR v Il be sele	selected alue. If 'a	, a' = 1, then
.DataSheet40.co	Word	ls:	1			Words:	1			
	Cycle	es:	2	2						
	QC	ycle Activity:				Cycles:	1			
		Q1	Q2	Q3	Q4	Q Cycle Activity:		_		
		Decode	Read literal	Process	Write to PC	Q1	Q2	Q3	1	Q4
			ʻn'	Data		Decode	Read register 'f'	Proce: Data		Write egister 'f'
		No operation	No operation	No operation	No operation	L	register i	Dala		gister i
					<u>, </u>	Example:	BSF	FLAG_RE	G, 7	
	Example:		HERE BRA Jump		Before Instru FLAG_					
		Before Instruc PC After Instruction	= ad	dress (HERE)	After Instruc FLAG		(8A		

BTFS	SC	Bit Test File, Skip if Clear					
Synta	ax:	[label] BTFSC f,b[,a]					
Opera	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$					
Oper	ation:	skip if (f)	= 0				
Statu	s Affected:	None					
Enco	ding:	1011	bbba	fff	f fff	ε	
Desc		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cyc instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)					
Word	s:	1					
Cycle	es: ycle Activity:		rcles if sk a 2-word i	•			
QO	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Dat	ess	No operatior	ı	
lf sk	ip:						
	Q1	Q2	Q	3	Q4		
	No	No	No		No		
16 - 1 -	operation	operation	opera		operation	I	
IT SK	ip and followe	•			04		
	Q1 No	Q2 No		1	Q4 No		
	operation	operation	opera		operation		
	No	No	No		No	<u> </u>	
	operation	operation	opera		operation	1	
<u>Exam</u>	<u>nple:</u>	HERE E FALSE : TRUE :		FLAG	, 1		
	Before Instruc PC	= a	ddress (I	HERE)			
	After Instructio If FLAG< PC If FLAG< PC	1> = 0 = a 1> = 1	ddress(TRUE) FALSE			

Synta	BTFSS Bit Test File, Skip if Set					
	ax:	[label] BTFS	SS f,b[,a]			
Oper	ands:	$0 \le f \le 255$				
		$0 \le b \le 7$				
		a ∈ [0,1]				
Oper	ation:	skip if (f)	= 1			
Statu	s Affected:	None				
Enco	ding:	1010	bbba ff	ff fff		
Desc	ription: Is:	instruction is a If bit 'b' is '1', fetched during execution is a executed instr- instruction. If will be selected value. If 'a' =	skipped. then the nex g the current liscarded and ead, making 'a' is '0', the ed, overriding 1, then the b	instruction d a NOP is this a two-cycle Access Bank g the BSR		
Cycle	es:	1(2)				
			cles if skip a			
		by a	2-word instr	uction.		
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	No		
16 - 1-		register 'f'	Data	operation		
lf sk		02	02	04		
	Q1 No	Q2 No	Q3 No	Q4 No		
	INO	INO	INO	INO		
	operation	operation	operation	operation		
lfsk	operation	operation	operation	operation		
lf sk	ip and followe	d by 2-word in	struction:			
lf sk	ip and followe Q1	d by 2-word in Q2	struction: Q3	Q4		
lf sk	ip and followe	d by 2-word in Q2 No	struction: Q3 No			
lf sk	ip and followe Q1 No	d by 2-word in Q2	struction: Q3	Q4 No		
lf sk	ip and follower Q1 No operation	d by 2-word in Q2 No operation	struction: Q3 No operation	Q4 No operation		
lf sk <u>Exan</u>	ip and follower Q1 No operation No operation	d by 2-word in Q2 No operation No operation	struction: Q3 No operation No	Q4 No operation No operation		
<u>Exan</u>	ip and follower Q1 No operation No operation	d by 2-word in Q2 No operation No operation HERE B' FALSE : TRUE : tion	Struction: Q3 No operation No operation	Q4 No operation No operation		
<u>Exan</u>	ip and followe Q1 No operation No operation hple: Before Instruct	d by 2-word in Q2 No operation No operation HERE B ^r FALSE : TRUE : tion = ad	struction: Q3 No operation No operation	Q4 No operation No operation		
<u>Exan</u>	p and followe Q1 No operation No operation hple: Before Instruct PC After Instruction If FLAG<	d by 2-word in Q2 No operation No operation HERE B' FALSE : TRUE : tion = ad on 1> = 0;	dress (HER	Q4 No operation No operation G, 1		
<u>Exan</u>	ip and followe Q1 No operation No operation nple: Before Instruct PC After Instruction	d by 2-word in Q2 No operation No operation HERE B' FALSE : TRUE : tion = ad on .1> = 0; = ad	Struction: Q3 No operation No operation	Q4 No operation No operation G, 1		

Syntax:	[label] BTG	fb[a]			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	i i,u[,a]			
Operation:	$(\overline{f}\!<\!b\!\!>) \rightarrow f\!<\!b\!\!>$	>			
Status Affected:	None				
Encoding:	0111	bbba	fff	f	ffff
Description:	Bit 'b' in data inverted. If 'a be selected,	' is 'o', th overridin	e Acce g the E	ess Ba	ank will
m Words: Cycles:	'a' = 1, then t per the BSR 1 1				
Words:	per the BSR				
Words: Cycles:	per the BSR		efault).		
Words: Cycles: Q Cycle Activity:	per the BSR 1 1	value (de	efault).	W	cted as
Cycles: Q Cycle Activity: Q1	per the BSR 1 1 Q2 Read register 'f'	value (de Q3 Proce	efault). S Sssa	W	cted as Q4 /rite
Words: Cycles: Q Cycle Activity: Q1 Decode	per the BSR 1 1 Q2 Read register 'f' BTG	Q3 Q3 Proce Data	efault). ess a 4	W	cted as Q4 /rite

Synta	ov.	[label] BC	DV n				
-							
Oper	ands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127				
Oper	ation:		if Overflow bit is '1' (PC) + 2 + 2n \rightarrow PC				
Statu	s Affected:	None					
Enco	ding:	1110	0100	nnnn	nnnn		
Desc	ription:	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Data		Vrite to PC		
	No operation	No operation	No operat	ion op	No eration		
lf No	o Jump:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Data		No eration		
<u>Exan</u>	<u>nple:</u>	HERE	BOV	JUMP			
	Before Instruc PC After Instruction If Overflo	= ac		HERE)			

ΒZ		Branch if Zero					
Synta	ax:	[<i>label</i>] BZ n					
Oper	ands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127				
Oper	ation:	if Zero bit is '1' (PC) + 2 + 2n \rightarrow PC					
Statu	s Affected:	None					
Enco	ding:	1110	0000 nn:	nn nnnn			
Desc	ription: n	will branch. The 2's con added to the incremented tion, the ne	nplement num e PC. Since th d to fetch the i w address will n. This instruct	ber '2n' is e PC will have next instruc- be			
Word	s:	1					
Cycle	es:	1(2)					
Q Cy If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No operation	No operation	No operation	No operation			
lf No	o Jump:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
Exam	<u>nple:</u>	HERE	BZ Jump)			
	Before Instruct PC After Instructio If Zero PC If Zero PC	= ad on = 1; = ad = 0;	ldress (HERE ldress (Jump ldress (HERE				

CALL	Subroutine Call				
Syntax:	[<i>label</i>] CALL k[,s]				
Operands:	$0 \le k \le 1048575$				
		s ∈ [0,1]			
Operation:	$(PC) + 4 \rightarrow k \rightarrow PC < 20$	-			
	$K \rightarrow PC<20$	<i>).</i> 1 <i>></i> ,			
	$(W) \rightarrow WS$,				
	$(Status) \rightarrow$		S,		
	$(BSR) \rightarrow B$	SRS			
Status Affected:	None				
Encoding:					
1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ k} kkk		kkkk ₍ kkkk
,					
Description:	Subroutine memory rar				
	(PC + 4) is	-			
	stack. If 's'	- = 1, the '	W, Sta	tus a	and BSF
	registers ar	•			
	respective :	shadowi	ateina	rs \	
	•		•		
	STATUSS a	and BSR	S. If 's	' = C), no
	STATUSS a update occ 20-bit value	and BSR urs (defa e 'k' is loa	S. If 's iult). Tl ided in	' = 0 hen, to P), no the C<20:1:
	STATUSS a update occ	and BSR urs (defa e 'k' is loa	S. If 's iult). Tl ided in	' = 0 hen, to P), no the C<20:1:
Words:	STATUSS a update occ 20-bit value	and BSR urs (defa e 'k' is loa	S. If 's iult). Tl ided in	' = 0 hen, to P), no the C<20:1:
Words: Cycles:	STATUSS a update occ 20-bit value CALL is a to	and BSR urs (defa e 'k' is loa	S. If 's iult). Tl ided in	' = 0 hen, to P), no the C<20:1:
	STATUSS a update occ 20-bit value CALL is a to 2	and BSR urs (defa e 'k' is loa	S. If 's iult). Tl ided in	' = 0 hen, to P), no the C<20:1:
	STATUSS a update occ 20-bit value CALL is a to 2	and BSR urs (defa e 'k' is loa	S. If 's ult). Th ded in instruc	' = 0 hen, to P), no the C<20:1:
Cycles: Q Cycle Activity:	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P	S. If 's iult). Th ided in instruct 3 C to	' = 0 hen, to P ctior	o, no the C<20:1: n. Q4 ad litera
Cycles: Q Cycle Activity: Q1	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2	and BSR urs (defa e 'k' is loa wo-cycle Q3	S. If 's iult). Th ided in instruct 3 C to	i = 0 hen, to P ctior), no the C<20:1: n. Q4 ad litera <19:8>,
Cycles: Q Cycle Activity: Q1 Decode	STATUSS a update occ 20-bit value CALL is a tr 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa a 'k' is loa wo-cycle Q3 Push P stac	S. If 's iult). Ti ided in instruct B C to k	i = 0 hen, to P ctior	Q4 Q4 c<20:1: ad litera <19:8>, ite to PC
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS a update occ 20-bit value CALL is a tr 2 2 Q2 Read literal 'k'<7:0>, No	and BSR urs (defa a 'k' is loa wo-cycle Q3 Push P stac No	S. If 's iult). Ti ided in instruct 3 CC to ik	' = C hen, to P ctior Rea 'k'-	Q4 ad litera <19:8>, ite to PC No
Cycles: Q Cycle Activity: Q1 Decode	STATUSS a update occ 20-bit value CALL is a tr 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa a 'k' is loa wo-cycle Q3 Push P stac	S. If 's iult). Ti ided in instruct 3 CC to ik	' = C hen, to P ctior Rea 'k'-	0), no the C<20:1: n. Q4 ad litera <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No operation	STATUSS a update occ 20-bit value CALL is a tr 2 2 Q2 Read literal 'k'<7:0>, No	and BSR urs (defa a 'k' is loa wo-cycle Q3 Push P stac No	S. If 's lult). Tl ded in instruct C to k	' = C hen, to P ctior Rea 'k'- Wri	Q4 Q4 ad litera <19:8>, ite to PC No
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No opera CALL	S. If 's Jult). Ti Ided in instruct C to k tion	' = C hen, to P ctior Rea 'k'- Wri	Q4 ad litera <19:8>, te to PC No peration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = addres	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No opera CALL	S. If 's Jult). Ti Ided in instruct C to k tion	' = C hen, to P ctior Rea 'k'- Wri	Q4 ad litera <19:8>, te to PC No peration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC After Instructio	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = addres	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No opera CALL s (HERF	S. If 's Jult). Ti Ided in instruct B C to k tion THE 3	' = C hen, to P ctior Rea 'k'- Wri	Q4 ad litera <19:8>, te to PC No peration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instructo PC After Instructio PC TOS	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = addres = addres	and BSR urs (defa e 'k' is loa wo-cycle Push P stac Opera CALL S (HERF S (THEF	S. If 's Jult). Ti Ided in instruct B C to k tion THE 3	' = C hen, to P ctior Rea 'k' Wri	Q4 ad litera <19:8>, te to PC No peration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct PC After Instructio PC	STATUSS a update occ 20-bit value CALL is a th 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = address n = addres	and BSR urs (defa e 'k' is loa wo-cycle Push P stac Opera CALL S (HERF S (THEF	S. If 's S. If 's south. The second s	' = C hen, to P ctior Rea 'k' Wri	Q4 ad litera <19:8>, No peration

CLRF		Clear f			
Syntax	x:	[label] CL	.RF f[,a]	
Opera	nds:	0 ≤ f ≤ 255 a ∈ [0,1]			
Opera	tion:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$			
Status	Affected:	Z			
Encod	ling:	0110	101a	ffff	ffff
Descri heet4U Warde		Clears the register. If be selecter If 'a' = 1, th as per the	ʻa' is ʻ0', tl d, overrid nen the ba	he Access ing the BS ank will be	Bank will R value. selected
Words		1			
Cycles		1			
Q Cy	cle Activity:				
г	Q1	Q2	Q3	-	Q4
	Decode	Read register 'f'	Proce Data		Write gister 'f'
Exam	<u>ple:</u>	CLRF	FLAG	G_REG	
_	Before Instruc FLAG_R After Instruction FLAG_R	EG = 0 on	x5A x00		

CLRWDT	Clear Watc	hdog Timer				
Syntax:	[label] CL	[label] CLRWDT				
Operands:	None					
Operation:						
Status Affected:	TO, PD					
Encoding:	0000	0000 000	00 0100			
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No	Process	No			
	operation	Data	operation			
Example:	CLRWDT					
Before Instruct WDT Co After Instructio WDT Co <u>WD</u> T Po: <u>TO</u>	unter = on unter =	? 0x00 0 1				
PD	=	1				

[label] CO				CPFSEQ			
	DMF f [,d [,a	a]]	Syntax:		[label] CF	PFSEQ f[,a]	
$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$			Operand	ds:	0 ≤ f ≤ 255 a ∈ [0,1]		
			Operatio	Operation:			
	t						
N, Z			Statua A	factod		ompanson)	
0001	11da ff	ff ffff				0.01 5.54	
complemen stored in W stored back is '0', the Ac overriding th the bank wil	ted. If 'd' is '0 . If 'd' is '1', th in register 'f' ccess Bank w ne BSR value. Il be selected	', the result is le result is (default). If 'a' ill be selected, . If 'a' = 1, then		-	Compares t location 'f' to performing If 'f' = W, the discarded a instead, ma	he contents of o the contents an unsigned s en the fetched nd a NOP is ex king this a two	data memory of W by ubtraction. instruction is cecuted p-cycle
	(doladit).						
						,	
I						per the BSR \	/alue (default).
02	03	Q4					
Read register 'f'	Process Data	Write to destination	Cycles:		Note: 3 c		
			Q Cycle	e Activity:			
	REG, W		2	Q1	Q2	Q3	Q4
			[Decode	Read	Process	No
					register 'f'	Data	operation
= 0x13			lf skip:	01	02	02	Q4
= UXEC			—				No
			o		operation	operation	operation
			lf skip a	and followe	d by 2-word in	struction:	
				Q1	Q2	Q3	Q4
				No		No	No
			0	1			operation No
			о		operation	operation	operation
			Bef	fore Instruc PC Addr W REG er Instructi If REG PC	ress = HE = ? = ? on = W = Ac	; Idress (EQUA	
	$a \in [0,1]$ $(\overline{f}) \rightarrow des$ N, Z 0001 The content complemen stored back is '0', the Ad overriding the the bank with BSR value of 1 1 Q2 Read register 'f' COMF ction = 0x13 ion	a ∈ [0,1] (f) → dest N, Z 0001 11da ff The contents of register '' complemented. If 'd' is '0' stored in W. If 'd' is '1', th stored back in register 'f' is '0', the Access Bank w overriding the BSR value the bank will be selected BSR value (default). 1 1 2 Q2 Q3 Read Process register 'f' Data COMF REG, W ction = 0x13 ion = 0x13	$a \in [0,1]$ (f) \rightarrow dest N, Z $\boxed{0001 11da ffff ffff}$ The contents of register 'f' are complemented. If 'd' is '0', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 1 2 Q2 Q3 Q4 Read Process Write to destination COMF REG, W ction = 0x13 ion = 0x13	a ∈ [0,1] (f) → dest N, Z 1 da ffff ffff The contents of register 'f are complemented. If 'd' is '0', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 1 QZ Q3 Q4 QC yels COMF REG, W ction = 0x13 ion = 0x13 Beither the	a ∈ [0,1] (f) → dest N, Z $\boxed{0001 11da ffff fff}}$ The contents of register 'f are complemented. If 'd' is '0', the result is stored back in register 'f (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 1 $\boxed{22 Q3 Q4}$ $\boxed{Read Process Write to}$ register 'f' Data destination $\boxed{COMF REG, W}$ $\boxed{COMF REG, W}$ $\boxed{21 Q2}$ $\boxed{001 Q2}$ $\boxed{203 Q4}$ $\boxed{203 Q4}$ 203	a ∈ [0,1] (T) → dest N, Z $\boxed{0001 11da ffff fff}$ The contents of register 'f are complemented. If 'd' is 'D', the result is stored back in register 'f' (default). If 'a' is 'D', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 $\boxed{Q2 Q3 Q4}$ $\boxed{Q2 Q2}$ $\boxed{Q2 Q3 Q4}$ $\boxed{Q2 Q2}$ $\boxed{Q2 Q3 Q4}$ $\boxed{Q2 Q2}$ $\boxed{Q2 Q3 Q4}$ $\boxed{Q2 Q2}$ $\boxed{Q2 Q2}$ Q2	$\begin{array}{c} a \in [0,1] \\ (\overline{f}) \rightarrow dest \\ N, Z \\ \hline 0001 11da ffff ffff \\ The contents of register if are complemented. If 'd' is '0', the result is stored back in register if 'are is '0', the result is stored back in register if 'are is '1, the result is stored back in register if 'a' = 1, then the back will be selected as per the BSR value. (default). If 'a' is '0', the Access Bank will be selected as per the BSR value. (default). If 'a' is '0', the destination 1 \\ \hline 22 & Q3 & Q4 \\ \hline Read & Process & Write to Data destination \\ = & 0x13 \\ on \\ = & 0x13 \\ = & 0xEC \\ \hline 22 & Q3 & Q4 \\ \hline Q2 & Q3 & Q4 \\ \hline Q4 & Q2 & Q3 \\ \hline Q4 & Q2 & Q3 \\ \hline Q6 & Q2 & Q3 & Q4 \\ \hline Q4 & Q2 & Q3 \\ \hline Q6 & Q2 & Q3 & Q4 \\ \hline Q4 & Q2 & Q3 \\ \hline Q6 & Q2 & Q3 & Q4 \\ \hline Q4 & Q2 & Q3 \\ \hline Q6 & Q2 & Q3 & Q4 \\ \hline Q4 & Q2 & Q3 \\ \hline Q6 & Q6 & Q6 & Q6 & Q6 & Q6 \\ \hline P6 & Q6 &$

CPF	SGT	Compare f	with W, Skip	if f > W	CPFSLT
Syn	tax:	[label] CF	PFSGT f[,a]		Syntax:
Ope	erands:	0 ≤ f ≤ 255 a ∈ [0,1]			Operands
Ope	eration:	(f) – (W), skip if (f) > ((unsigned c			Operatior
Stat	us Affected:	None			Status Aff
Enc	oding:	0110	010a fff	f ffff	Encoding
Des	cription:	location 'f' to performing a If the conter contents of instruction is executed ins two-cycle in Access Ban overriding th the bank wil	o the contents an unsigned s hts of 'f' are gr WREG, then t s discarded ar stead, making struction. If 'a' k will be select he BSR value. I be selected a	ubtraction. eater than the he fetched nd a NOP is this a is '0', the tted, If 'a' = 1, then	Descriptio
		BSR value (default).		Cycles:
Wor	ds:	1			-,
Сус	les:		ycles if skip ar a 2-word instru		Q Cycle
Q(Cycle Activity:				D
	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	No operation	lf skip:
lf s	kip:	regiotor r	Dula	oporation	·
	Q1	Q2	Q3	Q4	ор
	No	No	No	No	lf skip ar
	operation	operation	operation	operation	
lf s	kip and followe	•		• (
	Q1	Q2	Q3	Q4	ор
	No operation	No operation	No operation	No operation	00
	No	No	No	No	ор
	operation	operation	operation	operation	Example:
<u>Exa</u>	<u>mple:</u>	HERE NGREATER GREATER		EG	Befc
	Before Instruc	tion			
	PC W		ldress (HERE	:)	After
	After Instructio				
	If REG PC If REG PC	≤ W	dress (GREA		
	.0	- 70			

FSLT	Compare f	with W, Skip	iff < W						
ntax:	•	PFSLT f[.a]							
erands:	0 ≤ f ≤ 255 a ∈ [0,1]	[,u]							
eration:	(f) – (W), skip if (f) < (
itus Affected:	None								
coding:	0110	000a fff	f ffff						
scription:	location 'f' t performing If the conten- contents of instruction i executed in two-cycle in Access Ban	he contents of o the contents an unsigned s nts of 'f' are les W, then the fe s discarded ar stead, making istruction. If 'a' ik will be select I not be overrie	of W by ubtraction. ss than the tched nd a NOP is this a is '0', the ted. If 'a' is '1',						
ords:	1								
cles:		cycles if skip ar a 2-word instru							
Cycle Activity: Q1	Q2	Q3	Q4						
Decode	Read	Process	No						
	register 'f'	Data	operation						
skip:	02	02	04						
Q1 No	Q2 No	Q3 No	Q4 No						
operation	operation	operation	operation						
skip and followed	d by 2-word in	struction:							
Q1	Q2	Q3	Q4						
No	No	No	No						
operation	operation	operation	operation						
No operation	No operation	No operation	No operation						
ample:	NLESS	CPFSLT REG : :							
Before Instruc PC W		Idress (HERE)						
After Instruction If REG PC If REG PC	on < W = Ac ≥ W	dress (LESS							

DAW	Decimal A	Decimal Adjust W Register		DEC	F	Decrement f				
Syntax:	[label] D/	٩W		Synt	ax:	[<i>label</i>] DECF f[,d[,a]]				
Operands: Operation:		If [W<3:0> > 9] or [DC = 1] then		Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
	(W<3:0>) + else	$6 \rightarrow W < 3:0>;$		One	ration:	$a \in [0, 1]$ (f) – 1 \rightarrow de	act			
	(W<3:0>) –	→ W<3:0>		Operation: Status Affected:		$(1) = 1 \rightarrow 00$ C, DC, N, C				
	If $[W<7:4>>9]$ or $[C = 1]$ then $(W<7:4>) + 6 \rightarrow W<7:4>;$ else $(W<7:4>) \rightarrow W<7:4>$ C				oding:					
					cription:	Decrement result is sto result is sto	0000 01da ffff ffff Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'			
Status Affected:							cted, overridi	Access Bank		
Encoding:	0000 0000 0000 0111						bank will be			
Description:	DAW adjusts the eight-bit value in W resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD					selected as per the BSR value (default				
				Wor	Words:		1			
				Cycles: 1						
	result.			QC	cycle Activity:					
Words:	1				Q1	Q2	Q3	Q4		
Cycles:	1				Decode	Read	Process	Write to		
Q Cycle Activity:						register 'f'	Data	destination		
Q1	Q2	Q3	Q4	Evor	nple:	DECF	CMT			
Decode	Read	Process	Write		Before Instru		CNT,			
Example 1:	register W	Data	W		CNT	= 0x01				
Before Instruc	tion				Z After Instructi	= 0				
W C DC	= 0xA5 = 0 = 0				CNT Z	= 0x00 = 1				
After Instructio W C DC	on = 0x05 = 1 = 0									
Example 2:	- 0									
Before Instruc	tion									
W C DC	= 0xCE = 0 = 0									
After Instruction	-									
W	= 0x34									

 $\begin{array}{ccc} VV & = & 0X\\ C & = & 1\\ DC & = & 0 \end{array}$

	DEC	FSZ	Decremer	t f, Skip	if O			
	Synta	ax:	[label] D	ECFSZ	f [,d [,a]]			
	Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
	Oper	ation:	$(f) - 1 \rightarrow d$ skip if resu	-				
	Statu	s Affected:	None					
	Enco	ding:	0010	11da	ffff	ffff		
Sheet4U.co		ription:	The conter decrement placed in V placed bac If the resul which is al and a NOP it a two-cyc Access Ba overriding then the bac	ed. If 'd' is N. If 'd' is k in regis t is '0', the ready feto is execut cle instruc nk will be the BSR ' ank will be	s '0', the r '1', the re ter 'f' (def e next ins ched is dis ed instea ction. If 'a' selected value. If 'a e selected	result is sult is ault). truction scarded d, making is '0', the , a' = 1,		
	Word	ls:	1					
	Cycle	es:		1(2)				
	QC	ycle Activity:	,					
		Q1	Q2	Q3	3	Q4		
		Decode	Read register 'f'	Proce Data		Vrite to stination		
	lf sk	kip:						
		Q1	Q2	Q3		Q4		
		No	No	No		No		
	lf sk	operation	operation d by 2-word i	operat		peration		
		Q1	Q2	Q3		Q4		
		No	No	No		No		
		operation	operation	operat	ion op	peration		
		No operation	No operation	No operat	ion op	No peration		
	<u>Exan</u>	nple:	HERE	DECFS GOTO	SZ CN LOC			
		Before Instruc PC	tion	S (HERE	2)			
		After Instructio CNT If CNT PC If CNT PC	= CNT – = 0; = Addres ≠ 0;	1 SS (CONT SS (HERE				

DCFSNZ	Decremen	Decrement f, Skip if not 0							
Syntax:	[label] D	[label] DCFSNZ f[,d[,a]]							
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]							
Operation:		$(f) - 1 \rightarrow dest,$ skip if result $\neq 0$							
Status Affected:	None	None							
Encoding:	0100	11da	ffff	ffff					
Description:	The conter decrements placed in V placed bac If the result instruction discarded a instead, ma instruction. will be sele value. If 'a' selected as (default).	ed. If 'd' is V. If 'd' is k in regis t is not '0 which is and a NO: aking it a If 'a' is 'c octed, ove = 1, ther	s '0', the r '1', the rec ter 'f' (def ', the next already fe P is execu two-cycle o', the Acc erriding the h the bank	result is esult is fault). t etched is uted e ess Bank e BSR < will be					
Words:	1	1							
Cycles:			kip and fo						
Q Cycle Activity:	·								
Q1	Q2	Q2 Q3 Q4							
Decode	Read	Proce		Vrite to					
	register 'f'	Data	a de	stination					
lf skip: Q1	Q2	Q3		Q4					
No	No	No		No					
operation	operation	operat	ion op	peration					
If skip and followe	d by 2-word in	struction	:						
Q1	Q2	Q3		Q4					
No operation	No operation	No operat	ion or	No peration					
No	No	No		No					
operation	operation	operat	ion op	peration					
Example:		DCFSNZ : :							
Before Instruc TEMP	=	?							
After Instructio TEMP If TEMP PC If TEMP PC	on = = = ≠	TEMF 0; Addre 0; Addre	SS (ZER						

GOT	0	Unconditio	nal Bra	nch			INCF
Synta	ax:	[label] G	OTO k				Syntax:
Oper	ands:	$0 \le k \le 104$	8575				Operand
Oper	ation:	$k \rightarrow PC < 20$:1>				
Statu	s Affected:	None					Onentie
	ding: ord (k<7:0>) vord(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kk kkk		kkkk ₀ kkkk ₈	Operation Status Af Encoding
Desc 4U.cor	ription:	GOTO allows anywhere w range. The PC<20:1>. instruction.	/ithin enti 20-bit va	ire 2-M lue 'k'	lbyte is loa	e memory aded into	Descripti
Word	ls:	2					
Cycle	es:	2					
QC	ycle Activity:						Words:
	Q1	Q2	Q	3		Q4	Cycles:
	Decode	Read literal 'k'<7:0>	No operat		'k'<	ad literal <19:8>, te to PC	Q Cycle
	No operation	No operation	No operat		ор	No eration	
<u>Exam</u>	<u>nple:</u>	GOTO THE	RE				Example
	After Instructio PC =	n Address (T	HERE)				Bef

INCF		Increment	f						
Synta	ax:	[label] I	[<i>label</i>] INCF f [,d [,a]]						
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Oper	ation:	(f) + 1 \rightarrow d	est						
Statu	s Affected:	C, DC, N,	OV, Z						
Enco	ding:	0010	10da	fff	f ffff				
Dest	ription:	is '0', the A	d. If 'd' is V. If 'd' is k in regis ccess Ba he BSR v ill be sele	s '0', the '1', the ster 'f' (ank will value. I ected a	e result is e result is default). If 'a' be selected, if 'a' = 1, then				
Worc	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q	3	Q4				
	Decode	Read register 'f'	Proce Dat		Write to destination				
<u>Exan</u>	nple:	INCF	CNT,						
	Before Instruc CNT Z DC After Instructio	= 0xFF = 0 = ? = ?							

INCF	SZ	Increment	f, Skip if 0			
Synta	ax:	[label] IN	NCFSZ f[,d [,a]]		
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f) + 1 \rightarrow de skip if resul	-			
Statu	is Affected:	None				
Enco	oding:	0011	11da :	ffff ffff		
Desc	ription:	placed in W placed back If the result which is alr and a NOP i it a two-cyc Access Bar overriding t	d. If 'd' is '0 /. If 'd' is '1' < in register is '0', the n eady fetche s executed le instructionk will be se he BSR vali II be selecto	', the result is , the result is 'f' (default). ext instruction ed is discarded instead, making n. If 'a' is '0', the		
Word	ds:	1				
Cycle	es:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	Write to destination		
lf sk	ip:	regiotor r	Dula	doolindion		
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	n operation		
lf sk	ip and followe	d by 2-word in	struction:			
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation			
	No operation	No operation	No operatior	No operation		
Exan	nple:	HERE NZERO ZERO	INCFSZ :	CNT		
	Before Instruc PC After Instructio	tion = Addres	S (HERE)			
	CNT If CNT PC	= CNT + = 0; = Addres				
	If CNT PC	≠ 0; = Addres	s (NZERO)	1		

INFS	NZ	Increment	f, Skip i	f not 0				
Synta	ax:	[label] II	NFSNZ	f [,d [,	a]]			
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Oper	ation:	()	(f) + 1 \rightarrow dest, skip if result \neq 0					
Statu	is Affected:	None						
Enco	oding:	0100	10da	fff	f ffff			
Desc	ription:	discarded a instead, ma instruction. will be sele value. If 'a'	ed. If 'd' is V. If 'd' is k in regis t is not '0 which is and a NO aking it a If 'a' is '0 ected, ove = 1, then	s '0', th '1', the ster 'f' (', the n already P is ex two-cy 0', the n erriding n the ba	e result is e result is default). ext / fetched is ecuted rcle Access Bank i the BSR			
Word	ls.	1		-	(, , , ,			
Cycle	es:		cycles if s a 2-word		d followed ction.			
QC	ycle Activity:							
	Q1	Q2	Q:	T	Q4			
	Decode	Read register 'f'	Proce Dat		Write to destination			
lf sk	ip:							
	Q1	Q2	Q	3	Q4			
	No	No	No		No			
الم	operation	operation	opera		operation			
IT SK	ip and followe Q1	a by 2-wora ii Q2	nstruction Q		Q4			
	No	No	No	Г	No			
	operation	operation	opera		operation			
	No	No	No		No			
	operation	operation	opera		operation			
<u>Exar</u>		HERE ZERO NZERO	INFSNZ					
	Before Instruc PC	= Addres	S (HER)	E)				
	After Instruction REG If REG	= REG + ≠ 0;						
	PC If REG PC	= Addres = 0; = Addres		- /				

IORLW	Inclusive O	R Literal	with W	
Syntax:	[label] IC	RLW k		
Operands:	$0 \le k \le 255$			
Operation:	(W) .OR. k ·	\rightarrow W		
Status Affected:	N, Z			
Encoding:	0000	1001	kkkk	kkkk
Description:	The content eight-bit liter W.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proces Data	s Wr	ite to W
Example:	IORLW	0x35		
Before Instruc				
W	= 0x9A			
After Instructio W	on = 0xBF			

IORWF	Inclusive O	R W with f	
Syntax:	[label] IC	RWF f[,d[,a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	(W) .OR. (f)	\rightarrow dest	
Status Affected:	N, Z		
Encoding:	0001	00da ffi	ff ffff
	(default). If ' will be select value. If 'a'	placed back i a' is '0', the A cted, overriding = 1, then the b per the BSR v	ccess Bank g the BSR bank will be
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	IORWF RE	SULT, W	
Before Instruc RESULT W			

0x13 0x93

After Instruction RESULT = W =

LFSI	र	Load FSR			MOVF	Move f			
Synta	ax:	[label] Li	SR f,k		Syntax:	[label] M	ı]]		
Oper	$\begin{array}{llllllllllllllllllllllllllllllllllll$			Operands:	$0 \le f \le 255$ $d \in [0,1]$	d ∈ [0,1]			
Oper	ation:	$k \to FSRf$			0	a ∈ [0,1]			
Statu	s Affected:	None			Operation:	$f \to dest$			
Enco	ding:	1110 1111		ff k ₁₁ kkk kk kkkk	Status Affected: Encoding:	N, Z	00da ff:	ff ffff	
Desc	ription: ls:		teral 'k' is loa egister pointed		Description:	The contents of register 'f' are moved a destination dependent upon the status of 'd'. If 'd' is '0', the result is			
Cycle		2				placed back	'. If 'd' is '1', th c in register 'f'	(default).	
QC	ycle Activity:			<i></i>			can be anywh ink. If 'a' is '0',		
	Q1 Decode	Q2 Read literal 'k' MSB	Q3 Process Data	Q4 Write literal 'k' MSB to FSRfH		BSR value.	e selected, ove If 'a' = 1, then as per the BS	the bank wil	
	Decode	Read literal	Process	Write literal	Words:	1			
	Decode	'k' LSB	Data	'k' to FSRfL	Cycles:	1			
					Q Cycle Activity:				
Exan	nple:	LFSR 2,	0x3AB		Q1	Q2	Q3	Q4	
	After Instructi FSR2H FSR2L	= 0x	03 AB		Decode	Read register 'f'	Process Data	Write W	
					Example:	MOVF R	EG, W		
					Before Instruc REG W	= 0x = 0x	22 FF		
					After Instruction	on	~		

REG W 0x22 0x22

= =

ΜΟν	FF	Move f to f	i					
Synta	ax:	[label] N	IOVFF	f _s ,f _d				
Oper	ands:	0	$\begin{array}{l} 0 \leq f_{s} \leq 4095 \\ 0 \leq f_{d} \leq 4095 \end{array}$					
Oper	ation:	$(f_s) \to f_d$						
Statu	s Affected:	None						
1st w	oding: vord (source) word (destin.)	1100 1111	ffff ffff	fff fff		ffff _s ffff _d		
Description:		The conten moved to d Location of in the 4096 FFFh) and can also be FFFh.	lestinatio source f byte dat location	n regis f _s ' can ta spac of dest	ster ' be a ce (0 tinat	f _d '. anywhere 000h to ion 'f _d '		
		Either sour (a useful sp MOVFF is p transferring peripheral i buffer or ar	oecial situ articularl a data n register (uation) y usefu nemory such a	ul foi y loc	r ation to a		
		PCL, TOSI	The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.					
		The MOVFF instruction should not be used to modify interrupt settings while any interrupt is enabled (see page 77).						
Word	ls:	2						
Cycle	es:	2 (3)						
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f' (src)	Proce Dat		ор	No eration		

MOVLB Move Literal to Low Nibble in BSR Syntax: [label] MOVLB k Operands: $0 \leq k \leq 255$ Operation: $k \to \mathsf{BSR}$ Status Affected: None Encoding: 0000 0001 kkkk kkkk Description: The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). Words: 1 Cycles: 1 Q Cycle Activity: Q2 Q3 Q4 Q1 Decode Read literal Process Write 'k' Data literal 'k' to BSR Example: MOVLB 5 **Before Instruction** BSR register = 0x02

After Instruction		
BSR register	=	0x05

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:	MOVFF	REG1,	REG2

Before Instruction REG1 REG2

REG1 REG2	= =	0x33 0x11
After Instruction		
REG1	=	0x33
REG2	=	0x33

	моу	'LW	Move Lite	ral to W			
	Syntax:			MOVLW	k		
	Oper	ands:	$0 \le k \le 25$	5			
Operation:			$k \to W$				
	Status Affected:		None				
	Enco	ding:	0000	1110	kkk	k	kkkk
Description: Words:			The eight-	bit literal '	k' is lo	ade	d into W.
			1				
	Cycle	es:	1				
	Q Cycle Activity:						
o Chaot 411 ao		Q1	Q2	Q	Q3		Q4
taSheet4U.co	Decode		Read literal 'k'	Proce Dat		Wr	ite to W
	Example:		MOVLW	0x5A			
		After Instructio W	on = 0x5A				

[label] N	10VWF	f [,a]		
0 ≤ f ≤ 255 a ∈ [0,1]				
$(W)\tof$				
None				
0110 111a ffff ffff				
256-byte bank. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1				
1				
Q2	Q3	3	Q4	
Read	Proce		Write	
register 'f'	Data	a re	egister 'f'	
	a ∈ [0,1] (W) → f None 0110 Move data Location 'f' 256-byte b: Bank will b BSR value be selected (default). 1	a ∈ [0,1] (W) → f None 0110 111a Move data from W t Location 'f' can be a 256-byte bank. If 'a' Bank will be selecte BSR value. If 'a' = 1 be selected as per t (default). 1 1	a ∈ [0,1] (W) → f None 0110 111a ffff Move data from W to register Location 'f' can be anywhere 256-byte bank. If 'a' is '0', the Bank will be selected, overrid BSR value. If 'a' = 1, then the be selected as per the BSR w (default). 1 1	

W REG	= =	0x4F 0xFF
After Instruc	tion	
W	=	0x4F
REG	=	0x4F

MULLW	Multiply Literal with W		MULWF	Multiply W	with f		
Syntax:	[label] MULLW		Syntax:	[label] N	1ULWF f[,a]		
Operands:	$0 \le k \le 255$	$0 \le k \le 255$		$0 \le f \le 255$			
Operation:	(W) x k \rightarrow PRODH:PF	RODL		a ∈ [0,1]			
Status Affected:	None		Operation:	(W) x (f) \rightarrow	PRODH:PRO	DL	
Encoding:	0000 1101	kkkk kkkk	Status Affected:	None			
Description:	An unsigned multiplica	ation is carried out	Encoding:	0000	001a fff	f ffff	
wet4U.com Words: Cycles: Q Cycle Activity:	Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.Words:1		s Both Wee register is store register byte. s Both W It None o Note th possibl is poss the Acc overrid		unsigned multiplication is carried out veen the contents of W and the ster file location 'f'. The 16-bit result ored in the PRODH:PRODL ster pair. PRODH contains the high a. In W and 'f' are unchanged. The of the status flags are affected. The this operation. A Zero result possible in this operation. A Zero result possible but not detected. If 'a' is '0', Access Bank will be selected, rriding the BSR value. If 'a'= 1, then		
Q1	Q2 Q3	Q4			ill be selected	as per the	
Decode	Read Process		Words:	BSR value	(default).		
	literal 'k' Data	registers PRODH:		1			
		PRODL	Cycles:	I			
			Q Cycle Activity: Q1	Q2	Q3	Q4	
Example:	MULLW 0xC4		Decode	Read	Process	Write	
Before Instruc W PRODH PRODL	= 0xE2			register 'f'	Data	registers PRODH: PRODL	
After Instructi W PRODH PRODL	= 0xE2		Example: Before Instruc W REG PRODH PRODL	= 0> = 0>	REG (C4 (B5		

After Instruction

W REG PRODH PRODL 0xC4 0xB5 0x8A 0x94

= = =

NEGF	Negate f				
Syntax:	[label] N	EGF f[,a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C, D	C, Z			
Encoding:	0110	110a fi	ff	ffff	
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data		Write gister 'f'	
Example:	NEGF R	EG, 1			
Before Instruc REG After Instructic	= 0011 1	.010 [0x3A]			
REG	= 1100 0	110 [0xC6]		

NOP		No Operation						
Synta	ax:	[label]	NOP					
Oper	ands:	None						
Oper	ation:	No operation						
Statu	s Affected:	None						
Enco	oding:	0000 0000 0000 00 1111 xxxx xxx xx						
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3 Q4		Q4			
	Decode	No operation	No operation					

Example:

None.

POP	Рор Тор о	f Return Stac	k	PU	SH	Push Top o	of Return S	tack
Syntax:	[label] P	[label] POP		Syr	Syntax: [label] PUSH			
Operands:	None			Op	erands:	None		
Operation:	$(TOS) \rightarrow b$	it bucket		Op	eration:	$(PC + 2) \rightarrow$	TOS	
Status Affected:	None			Sta	tus Affected:	None		
Encoding:	0000	0000 00	00 0110	End	oding:	0000	0000	0000 0101
Description:	stack and is then becon was pushe This instruc the user to	alue is pulled of s discarded. T hes the previou d onto the retu- ction is provide properly mana- corporate a sof	he TOS value us value that irn stack. ed to enable age the return	De	scription:	the return s value is pus This instruc implement a	tack. The p shed down o tion allows a software s OS and the	
Words:	1			Wo	rds:	1		
Cycles:	1			Сус	les:	1		
Q Cycle Activity:				Q	Cycle Activity	:		
Q1	Q2	Q3	Q4	,	Q1	Q2	Q3	Q4
Decode	No operation	POP TOS value	No operation		Decode	PUSH PC + 2 onto return stack	No operatior	No operation
Example:	POP GOTO	NEW		Exa	ample:	PUSH		
Before Instruc TOS Stack (1	tion level down)	= 0x003 = 0x014			Before Instr TOS PC	ruction		0345A 00124
After Instructio TOS PC	n	= 0x014 = NEW	1332		After Instruc PC TOS Stack	ction (1 level down)	= 0x0	00126 00126 0345A

RCAL	L	Relative Cal	I				RESET
Syntax	(:	[label] RCA	[<i>label</i>] RCALL n				
Opera	nds:	-1024 ≤ n ≤ 1	023				Operands:
Operat	tion:	$(PC) + 2 \rightarrow T$ $(PC) + 2 + 2r$	'	;			Operation:
Status	Affected:	None					Status Affe
Encod	ing:	1101 3	lnnn	nnnn	nnnn]	Encoding:
Descri om Words Cycles	:	from the curr address (PC stack. Then, number '2n' t have increme instruction, th PC + 2 + 2n.	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				
Q Cyo	cle Activity:						<u>Example</u> : After
	Q1	Q2	G)3	Q4	_	F
	Decode	Read literal 'n' Push PC to stack	Proc Da		Write to PC		F
	No	No	N	0	No		
	operation	operation	opera	ation	operation		
<u>Examp</u> B	<u>ole</u> : efore Instru		RCALL	Jump			

RESET	Reset			
Syntax:	[label] F	ESET		
Operands:	None			
Operation:	Reset all re affected by	•		hat are
Status Affected:	All			
Encoding:	0000	0000	1111	1111
Description:	This instruction of the text of text o			•
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	6	Q4
Decode	Start Reset	No operat		No peration

•	Instruction	

Registers =	Reset Value
Flags* =	Reset Value

RESET

PC =

After Instruction PC = TOS=

Address (HERE)

Address (Jump) Address (HERE + 2)

RET	FIE	Return fro	m Interro	upt	
Synta	ax:	[label] F	RETFIE	[s]	
Oper	ands:	$s \in [0,1]$			
Oper	ation:	$(TOS) \rightarrow F$ $1 \rightarrow GIE/G$ if s = 1 $(WS) \rightarrow W$ (STATUSS) $(BSRS) \rightarrow$ PCLATU, F	iIEH or P ,) → Statu BSR,	IS,	nged.
Statu	s Affected:	GIE/GIEH,	PEIE/GI	EL.	
Enco	ding:	0000	0000	0001	000s
4 Desc	ription:	Return fror and Top-of the PC. Int setting eith global inter contents of STATUSS their corres and BSR. I registers of	-Stack (T errupts a er the hig rupt enal f the shac and BSR sponding f 's' = 0, 1	OS) is loa re enabled gh or low p ble bit. If 's dow registe S are load registers ¹ no update	ded into l by priority s' = 1, the ers WS, led into <i>N</i> , Status
Word	ls:	1			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	No operation	No operatio	on s Set	PC from stack GIEH or GIEL
	No	No	No		No
	operation	operation	operatio	on ope	eration
<u>Exan</u>	nple:	RETFIE 1	-		
	After Interrupt PC W BSR Status GIE/GIEI	H, PEIE/GIEL	= 1	TOS WS BSRS STATUSS 1	

RET	LW	Return Lit	eral to W		
Synta	ax:	[label] F	RETLW 🕴	(
Oper	ands:	$0 \le k \le 255$	5		
Oper	ation:	$k \rightarrow W$, (TOS) $\rightarrow F$ PCLATU, F	,	are unchai	nged
Statu	is Affected:	None			
Enco	oding:	0000	1100	kkkk	kkkk
Desc	ription:	W is loade The progra top of the s The high a remains ur	am counte stack (the ddress lat	r is loaded return add tch (PCLA	d from the dress).
Word	ds:	1			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'	Proces Data	fron	op PC n stack, te to W
	No	No	No		No
	operation	operation	operatio	on op	eration
<u>Exar</u>	n <u>ple:</u> Call Table	; W conta ; offset ; W now H ; table v	value nas	ole	

```
:
```

```
TABLE

ADDWF PCL ; W = offset

RETLW k0 ; Begin table

RETLW k1 ;

:

RETLW kn ; End of table

Before Instruction
```

W	=	0x07
After Instruct	tion	
W	=	value of kn

RET	URN	Return from	m Subrou	tine	
Synta	ax:	[label] R	ETURN [[s]	
Oper	ands:	$s \in [0,1]$			
Oper	ation:	$\begin{array}{l} (\text{TOS}) \rightarrow \text{P} \\ \text{if s = 1} \\ (\text{WS}) \rightarrow \text{W}, \\ (\text{STATUSS}) \\ (\text{BSRS}) \rightarrow \\ \text{PCLATU, P} \end{array}$	\rightarrow Status BSR,		nged
Statu	s Affected:	None			
Enco	ding:	0000	0000	0001	001s
		popped and is loaded in 's'= 1, the c registers W loaded into registers W no update c (default).	to the proc contents of S, STATUS their corre , Status ar	gram cou the sha SS and I espondin nd BSR.	unter. If dow BSRS are g If 's' = 0,
Word	ls:	1			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	No operation	Process Data		op PC m stack
	No operation	No operation	No operatio	n op	No peration
<u>Exan</u>	nple:	RETURN			

After Interrupt

PC = TOS

Rotate Left f through Carry
[<i>label</i>] RLCF f [,d [,a]]
0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$
C, N, Z
0011 01da ffff ffff
The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). C register f
1
1
Q2 Q3 Q4
ReadProcessWrite toregister 'f'Datadestination
RLCF REG, W
tion = 1110 0110 = 0 on = 1110 0110 = 1100 1100 = 1

RLNCF	Rotate Left	f (no ca	arry)	
Syntax:	[label]	RLNCF	f [,d [,a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f <n>) ightarrowde (f<7>) ightarrowde</n>		>,	
Status Affected:	N, Z			
Encoding:	0100	01da	ffff	ffff
	one bit to th placed in W stored back is '0', the Ad overriding th then the back the BSR va	. If 'd' is in regis ccess Ba ne BSR nk will be lue (defa	'1', the re ter 'f' (def ank will be value. If ' e selected	esult is fault). If 'a' e selected, a' is 'ı',
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read register 'f'	Proce Data		Write to estination
Example:	RLNCF	REG		
Before Instruc REG After Instructio	= 1010 1	L011		

RRCF	Rotate Rig	ht f throug	h Carry	/
Syntax:	[<i>label</i>] R	RCF f[,d	[,a]]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$,		
Status Affected:	C, N, Z			
Encoding:	0011	00da f	fff	ffff
	flag. If 'd' is If 'd' is '1', ti register 'f' (Access Bar overriding ti	he result is default). If 'a nk will be se	placed a' is '0', elected,	back in the
	then the ba the BSR va	nk will be se lue (default)	elected).	,
	then the ba	nk will be se	elected).	,
Words:	then the ba the BSR va	nk will be se lue (default)	elected).	,
Words: Cycles:	then the ba the BSR va	nk will be se lue (default)	elected).	,
	then the ba the BSR va	nk will be se lue (default)	elected).	,
Cycles:	then the ba the BSR va	nk will be se lue (default)	elected).	,
Cycles: Q Cycle Activity:	then the ba the BSR va C 1 1	nk will be se lue (default) ► registe	elected). er f	as per
Cycles: Q Cycle Activity: Q1	then the ba the BSR va C 1 1 1 Q2 Read	nk will be se lue (default) ► registe Q3 Process	elected). er f	as per
Cycles: Q Cycle Activity: Q1	then the ba the BSR va C 1 1 1 Q2 Read register 'f'	nk will be se lue (default) ► registe Q3 Process	elected). er f	as per
Cycles: Q Cycle Activity: Q1 Decode	then the ba the BSR va C 1 1 1 Q2 Read register 'f' RRCF F	nk will be se lue (default) ► registe Q3 Process Data	elected). er f	as per

				SETF
Syntax:	[label] R	RNCF f[,d[,a]]	Syntax:
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$			Operand
	a ∈ [0,1]			Operatio
Operation:	$(f < n >) \rightarrow de$			Status A
.	$(f<0>) \rightarrow de$	est		Encodin
Status Affected:	N, Z			Descript
Encoding:	0100	00da ffi		
	placed back is '0', the A overriding t then the ba	W. If 'd' is '1', k in register 'f' ccess Bank wi he BSR value. nk will be sele lue (default).	(default). If 'a' II be selected, If 'a' is '1', cted as per	Words: Cycles: Q Cycle
				[
Words:	1			
word3.	-			
Cycles:	1			Example
Cycles: Q Cycle Activity:	1			
Cycles: Q Cycle Activity: Q1	1 Q2	Q3	Q4	
Cycles: Q Cycle Activity:	1	Q3 Process Data	Q4 Write to destination	Bet
Cycles: Q Cycle Activity: Q1	1 Q2 Read	Process	Write to	Bet
Cycles: Q Cycle Activity: Q1	1 Q2 Read register 'f'	Process	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode <u>Example 1:</u> Before Instruct	1 Q2 Read register 'f' RRNCF	Process Data REG, 1, 0	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG	1 Q2 Read register 'f' RRNCF ction = 1101	Process Data REG, 1, 0	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode <u>Example 1:</u> Before Instruct	1 Q2 Read register 'f' RRNCF ction = 1101	Process Data REG, 1, 0	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction	1 Q2 Read register 'f' RRNCF ction = 1101 (on = 1110 (Process Data REG, 1, 0	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instruction REG	Q2 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF	Process Data REG, 1, 0 0111	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG After Instruction REG Example 2: Before Instruction W	Q2 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF ction = 2	Process Data REG, 1, 0 0111 1011 REG, W	Write to	Bet
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG After Instruction REG Example 2: Before Instruct W REG	Q2 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF ction = 1110 RRNCF ction = 1110 RRNCF ction = 1 = 1 = 1	Process Data REG, 1, 0 0111 1011 REG, W	Write to	<u>Example</u> Bef Afte
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruction REG After Instruction REG Example 2: Before Instruction W	1 Q2 Read register 'f' RRNCF ction = 1100 : RRNCF ction = 1110 : RRNCF ction = 1100 : RRNCF	Process Data REG, 1, 0 0111 1011 REG, W	Write to	Bef

a ∈ [0,1]			
$FFh\tof$			
None			
0110	100a	ffff	ffff
are set to F Bank will b BSR value	Fh. If 'a' e selected . If 'a' is '1	is '0', the d, overridi .', then the	Access ng the bank will
1			
1			
1			
1			
1 Q2	Q3		Q4
	Q3 Proce Data	SS	Q4 Write gister 'f'
Q2 Read register 'f'	Proce	SS	Write
	$FFh \rightarrow f$ None 0110 The conter are set to F Bank will b BSR value be selected (default). 1	FFh \rightarrow f None 0110 100a The contents of the are set to FFh. If 'a' Bank will be selected BSR value. If 'a' is '1 be selected as per the (default).	$FFh \rightarrow f$ None $\boxed{0110 100a ffff}$ The contents of the specified are set to FFh. If 'a' is '0', the Bank will be selected, overridi BSR value. If 'a' is '1', then the be selected as per the BSR value. If 'a' is '1', then the be selected as per

Set f

 $0 \leq f \leq 255$

[label] SETF f [,a]

SLEE	EP	Enter Slee	ep Mode		SUB	FWB	Subtract	f from W wit	h Borrow
Synta	ax:	[label]	SLEEP		Synta	ax:	[label]	SUBFWB f	[,d [,a]]
Oper	ands:	None			Oper	ands:	0 ≤ f ≤ 255	5	
Oper	ation:	$00h \rightarrow WE$					d ∈ [0,1]		
			postscaler,		000	ation:	$a \in [0,1]$	$-(\overline{C}) \rightarrow dest$	
		$1 \rightarrow TO, 0 \rightarrow PD$				ation:			
Statu	s Affected:	TO, PD				is Affected:	N, OV, C,		
Enco		0000	0000 00	00 0011		oding:	0101		fff ffff
	ription:		r-Down status		Desc	ription:		egister 'f' and rom W (2's co	
2000			he Time-out s						result is stored
			chdog Timer	and its					sult is stored in
t a S h		•	are cleared.	o Sleep mode				default). If 'a) ank will be se	
			scillator stoppe				overriding	the BSR val	ue. If 'a' is '1',
Word	ls:	1						ank will be se alue (default	elected as per
Cycle	es:	1			Word	40.	1).
QC	ycle Activity:								
	Q1	Q2	Q3	Q4	Cycle		1		
	Decode	No	Process	Go to	QC	ycle Activity: Q1	Q2	Q3	Q4
		operation	Data	Sleep		Decode	Read	Process	Write to
Exam	nle:	SLEEP				200000	register 'f'	Data	destination
	Before Instruc				Exar	nple 1:	SUBFWB :	REG	
	TO =	?				Before Instruc	ction		
	PD =	?				REG	= 0x03		
	After Instructi TO =	on 1†				W C	= 0x02 = 0x01		
	$\frac{10}{PD} =$	0				After Instructi			
† lf	WDT causes	wake-up, this b	oit is cleared.			REG W	= 0xFF = 0x02		
1						C Z	= 0x00 = 0x00		
						Ň	= 0x00	; result is ne	gative
					Exar	nple 2:	SUBFWB	REG, 0,	0
						Before Instruc			
						REG W	= 2 = 5		
						С	= 1		
						After Instructi REG	on = 2		
						W	= 3		
						C Z	= 1 = 0		
						Ν	= 0	; result is pos	sitive
					Exar	<u>nple 3:</u>	SUBFWB	REG, 1,	0
						Before Instruc			
						REG W	= 1 = 2		
						C After Instructi	= 0		
						REG	= 0		
						W C	= 2 = 1		
						Z	= 1	; result is zer	0
						Ν	= 0		

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[<i>label</i>] SUBWF f [,d [,a]]
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 255$
Operation:	$k-(W)\toW$		$d \in [0,1]$
Status Affected:	N, OV, C, DC, Z	Oneration	$a \in [0,1]$
Encoding:	0000 1000 kkkk kkkk	Operation:	$(f) - (W) \rightarrow dest$
Description:	W is subtracted from the eight-bit	Status Affected:	N, OV, C, DC, Z
	literal 'k'. The result is placed in W.	Encoding:	0101 11da ffff fff
Words:	1	Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', th
Cycles:	1		result is stored in W. If 'd' is '1', the
Q Cycle Activity			result is stored back in register 'f' (default). If 'a' is '0', the Access Ba
Q1	Q2 Q3 Q4		will be selected, overriding the BSF
Decode	Read Process Write to W literal 'k' Data		value. If 'a' is '1', then the bank will
			selected as per the BSR value (default).
Example 1:	SUBLW 0x02	Words:	(delauit). 1
Before Inst W	uction = 1		
C	= 1 = ?	Cycles:	1
After Instru		Q Cycle Activity:	03 03 04
W C	= 1 = 1 ; result is positive	Q1 Decode	Q2 Q3 Q4 Read Process Write to
ZN	= 0 = 0	Decode	register 'f' Data destinatio
Example 2:	SUBLW 0x02	Example 1:	SUBWF REG
Before Inst		Before Instruct	
W	= 2 = ?	REG	= 3
C		W C	= 2 = ?
After Instru W	= 0	After Instructio	
C Z	= 1 ; result is zero	REG W	= 1 = 2
Z N	= 1 = 0	С	= 1 ; result is positive
Example 3:	SUBLW 0x02	Z N	= 0 = 0
Before Inst	uction	Example 2:	SUBWF REG, W
W	= 3	Before Instruct	tion
C After Instru		REG	= 2 = 2
W	= FF ; (2's complement)	W C	= 2 = ?
C Z	= 0 ; result is negative	After Instructio	
Z N	= 0 = 1	REG W	= 2 = 0
		C	= 0 = 1 ; result is zero
		Ž N	= 1 = 0
		Example 3:	= U SUBWF REG
		Example 5. Before Instruct	
		REG	= 0x01
		W	= 0x02
		C After Instructio	= ?
		REG	= 0xFFh ;(2's complement)
		W	= 0x02
		C Z	= 0x00 ; result is negative = 0x00
		<u> </u>	

SUB	WFB	Subtra	ct W	from f v	vith E	Borr	ow
Synta	ax:	[label]	SI	JBWFB	f [,d	[,a]	
Oper	ands:	0 ≤ f ≤ 2 d ∈ [0,7 a ∈ [0,7	1]				
Oper	ation:	(f) – (W	') – (<mark>(</mark>	$\overline{C}) \rightarrow des$	st		
Statu	s Affected:	N, OV,	C, D	C, Z			
Enco	ding:	0101	-	10da	fff	f	ffff
Desc	ription: m	from re method in W. If in regis Access overrid then the	giste l). If ' 'd' is ter 'f' Ban ing th e bar	r 'f' (2's c d' is '0', f '1', the r ' (default k will be ne BSR v	compl the re esult). If 'a selec alue.	eme sult is sto is ' is ' ted, If 'a	is stored pred back o', the
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q3			Q4
	Decode	Read register		Proce: Data			/rite to stination
	Before Instruc REG W C After Instructio	$= 0x^{2}$ $= 0x^{2}$ $= 0x^{2}$	D	(000) (000)			
	REG W C Z N	= 0x(= 0x(= 0x(= 0x(= 0x()D)1)0	(0000 (0000 ; resul) 110)1)	/e
Exan	nple 2:	SUBW	FB	REG, 0			
	Before Instruc REG W C After Instructio	$= 0x^{2}$ $= 0x^{2}$ $= 0x^{2}$	IA	(000) (000)			
	REG W C Z N	$ \begin{array}{rcl} = & 0x' \\ \end{array} $)0)1)1	(0001 ; resul			
Exan	nple 3:	SUBW	FB F	REG, 1,	0		
	Before Instruc REG W C After Instructio REG	= 0x0 $= 0x0$ $= 0x0$)E)1	(0000 (0000) 110 L 010)1))0)	
	W C Z N	= 0x0 = 0x	00 00	; [2's c (0000 ; resul) 110)1)	ve

SWA	PF	Swap f			
Synta	ax:	[label]	SWAPF	f [,d [,a]]	
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Oper	ation:	(f<3:0>) → (f<7:4>) →		'	
Statu	is Affected:	None			
Enco	oding:	0011	10da	ffff	ffff
		'f' are exch is placed in placed in r the Access overriding then the ba the BSR va	n W. If 'd' egister 'f' s Bank wil the BSR ank will be	is '1', the (default) I be sele value. If e selecte	e result is . If 'a' is '0', ected, 'a' is '1',
Word	ds:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	1	Q4
	Decode	Read register 'f'	Proce Data		Write to estination
<u>Exan</u>	nple:	SWAPF	REG		

Before Instru	ction	
REG	=	0x53
After Instruct	ion	
REG	=	0x35

TBLRD	Table Read				
Syntax:	[label] T	BLRD(*	`; * +; *	-; +*)	
Operands:	None				
Operation:	if TBLRD *, (Prog Mem (1 TBLPTR – No if TBLRD *+, (Prog Mem (1 (TBLPTR) + 1 if TBLRD *-, (Prog Mem (1 (TBLPTR) + 1 if TBLRD +*, (TBLPTR) + 1 (Prog Mem (1	D Change (BLPTR) (TBLPT	$\dot{P};$ PTR; \dot{P} TR; \dot{P} TR; PTR; PTR;	ABLA ABLA	Т; Т;
Status Affected:	None				
Encoding:	0000	0000	00	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instructio of Program Men Pointer (TBLF The TBLPTR byte in the pro 2-Mbyte addru TBLPTR TBLPTR	lemory (F hory, a po PTR) is us (a 21-bit ogram mo ess rango 2[0] = 0:	P.M.) binter of sed. pointe emory e. Leas Byte Mem Mos of Pr	Fo add called r) poin . TBLI of Pro ory W t Signi ogran	dress the Table hts to each PTR has a hificant ogram
	The TBLRD in of TBLPTR as • no change • post-increm • post-decrem	s follows: nent ment		-	the value
West	of TBLPTR as no change post-increm post-decrem pre-increm	s follows: nent ment	can n	-	the value
Words:	of TBLPTR as no change post-increm post-decrem pre-increm 1	s follows: nent ment	can n	-	the value
Cycles:	of TBLPTR as no change post-increm post-decrem pre-increm 1 2	s follows: nent ment	can n	-	the value
Cycles: Q Cycle Activity	of TBLPTR as no change post-increm post-decrei pre-increm 1 2	s follows: nent ment ent	can n	-	
Cycles: Q Cycle Activity Q1	of TBLPTR as no change post-increm post-decrei pre-increm 1 2 7: Q2	s follows: nent ment ent	can n	-	Q4
Cycles: Q Cycle Activity	of TBLPTR as no change post-increm post-decrei pre-increm 1 2	s follows: nent ment ent	can n 13	nodify	
Cycles: Q Cycle Activity Q1	of TBLPTR as • no change • post-increm • post-decree • pre-increme 1 2 Q2 No	s follows: ment ent Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	can n 3 o ation 0	op No c	<u>Q4</u> No
Cycles: Q Cycle Activity Q1 Decode No	of TBLPTR as no change post-increm post-decree pre-increm 1 2 <u>Q2</u> <u>No</u> operation (Read Program	s follows: ment ent Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	can n 3 o ation 0	op No c	Q4 No eration Operation Write
Cycles: Q Cycle Activity Q1 Decode No operation Example 1: Before Instr TABL/ TBLP	of TBLPTR as on ochange post-increm post-decrei pre-increm 1 2 2 2 2 2 2 2 2 2 2 2 2 2	s follows: ment ment ent Q opera No opera *+ ; = =	an n ation 0x55 0x00 0x34 0x34	op No c (TA 0A356	Q4 No eration peration Write \BLAT)
Cycles: Q Cycle Activity Q1 Decode No operation Example 1: Before Instru- TBLPT MEMO After Instruct TABLA	of TBLPTR as on ochange post-increm post-decrei pre-increm 1 2 2 2 2 2 2 2 2 2 2 2 2 2	s follows: nent ment ent Q Q N opera N m opera *+ ; = 6) = = =	an n ation 0x55 0x00 0x34 0x34	op No c (TA)A356 4	Q4 No eration peration Write \BLAT)
Cycles: Q Cycle Activity Q1 Decode No operation Example 1: Before Instru- TABL/ TBLPT MEMO After Instruc- TABL/ TBLPT Example 2: Before Instru- TABL/ TBLPT MEMO	of TBLPTR as no change post-increm post-decrei pre-increm 1 2 <u>Q2</u> No operation No operation (Read Prograr Memory) <u>TBLRD</u> ruction AT TR DRY(0x00A356 ction AT TR DRY(0x01A357 DRY(0x01A357 DRY(0x01A357	s follows: nent ment ent Q Q opera N opera *+ ; = = +* ; = 7) =	an n ation 0x58 0x00 0x34	op No c (TA)A356 1 4)A357	Q4 No eration operation Write \BLAT)

TBLWT	Table Write
Syntax:	[<i>label</i>] TBLWT (*; *+; *-; +*)
Operands:	None
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register;
t4 Status Affected:	None
Encoding:	0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Flash Program Memory " for additional details.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word TBLPTR as follows: • no change

- post-increment
 post-decrement
 pre-increment

TBLWT Table Write (Continued)

Words:	1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read		No operation (Write to Holding
operation	TABLAT)	operation	Register)

Example 1: TBLWT *+;

Before Instruction		
TABLAT	=	0x55
TBLPTR	=	0x00A356
HOLDING REGISTER		
(0x00A356)	=	0xFF
After Instructions (table write	e com	pletion)
TABLAT	=	0x55
TBLPTR	=	0x00A357
HOLDING REGISTER		
(0x00A356)	=	0x55
Example 2: TBLWT +	*;	
Before Instruction		
	=	0x34
TABLAT TBLPTR	=	0x34 0x01389A
TABLAT	= =	
TABLAT TBLPTR	= = =	
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER	= = =	0x01389A
TABLAT TBLPTR HOLDING REGISTER (0x01389A)	= = =	0x01389A
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER	=	0x01389A 0xFF 0xFF
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER (0x01389B)	=	0x01389A 0xFF 0xFF
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER (0x01389B) After Instruction (table write	= comp	0x01389A 0xFF 0xFF letion)
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER (0x01389B) After Instruction (table write TABLAT	= comp =	0x01389A 0xFF 0xFF letion) 0x34
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER (0x01389B) After Instruction (table write TABLAT TBLPTR HOLDING REGISTER (0x01389A)	= comp =	0x01389A 0xFF 0xFF letion) 0x34
TABLAT TBLPTR HOLDING REGISTER (0x01389A) HOLDING REGISTER (0x01389B) After Instruction (table write TABLAT TBLPTR HOLDING REGISTER	= comp = =	0x01389A 0xFF 0xFF letion) 0x34 0x01389B

TSTFSZ		Test f, Skip	if O					
Syntax:		[label] T	STFSZ	f [,a]				
Operands:		$0 \le f \le 255$						
		a ∈ [0,1]	a ∈ [0,1]					
Operatio	n:	skip if f = 0	skip if $f = 0$					
Status A	ffected:	None	None					
Encoding	g:	0110	011a	fff	f	ffff		
Descripti	ion:	If 'f' = 0, the during the c is discarded making this is '0', the Ac overriding the then the bar the BSR val	urrent in I and a ⊾ a two-cy ccess Ba ne BSR nk will be	nstruct NOP is Vole inst Nank wil Value. e seled	ion e exec struc I be If 'a	execution cuted, tion. If 'a' selected, ' is '1',		
Words:		1						
Cycles:			rcles if sl 1 2-word					
Q Cycle	Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	Read register 'f'	Proce Data		ор	No eration		
lf skip:								
	Q1	Q2	Q3	3		Q4		
	No	No	No			No		
· · · ·	peration	operation d by 2-word in	operat		ор	eration		
п экір а	Q1	Q2	Q3			Q4		
	No	No	No			No		
0	peration	operation	operat		ор	eration		
	No	No	No			No		
o	peration	operation	operat	tion	ор	eration		
<u>Example</u>	<u>:</u>	HERE T NZERO ZERO :	ISTFSZ :	CNT				
Bef	ore Instruc PC		dress (HERE)			
Afte	Instruction If CNT PC If CNT PC PC	on = 0x = Ad ≠ 0x	00, Idress (00, Idress (1	ZERO)			

XORLW	Exclusive	Exclusive OR Literal with W				
Syntax:	[label]	XORLW	k			
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z					
Encoding:	0000	1010	kkkk	kkkk		
Description:	The conte the 8-bit li in W.	ents of Wa iteral 'k'. T				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proces Data		/rite to W		
Example:	XORLW	0xAF				
Refere Instruc	tion					

Before Instru	ction				
W	=	0xB5			
After Instruction					
W	=	0x1A			

XORWF	Exclu	Exclusive OR W with f				
Syntax:	[label] XORWF	f [,d [,a]]		
Operands:	0 ≤ f ≤ d ∈ [0 a ∈ [0	1]				
Operation:	(W) .X	$OR.\ (f) \to des$	st			
Status Affected	: N, Z					
Encoding:	000	1 10da	ffff	ffff		
Description: t a S h e ε	registe in W. I in regi Acces overrio then th	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles:	1					
Q Cycle Activi	ty:					
Q1	Q2	Q	3	Q4		
Decode	e Read register			Vrite to stination		
Example:	XORW	F REG				
Before Ins REG W After Instr REG W	= 0× = 0× uction = 0×	AF B5 1A B5				

26.0 DEVELOPMENT SUPPORT

The PICmicro $^{\mbox{\tiny B}}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
 - Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
 - In-Circuit Debugger
 - MPLAB ICD 2
 - Device Programmers
 - PRO MATE[®] II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
 - Evaluation Kits
 - KEELOQ[®] Evaluation and Programming Tools
 - PICDEM MSC
 - microID[®] Developer Kits
 - CAN
 - PowerSmart® Developer Kits
 - Analog

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

26.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.4 MPLINK Object Linker/ U.com MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

26.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

26.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

26.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

26.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

26.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

26.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

26.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

26.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

26.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

26.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

26.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

26.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

26.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

26.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

26.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit[™] Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

26.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

26.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

PIC18FXX8

NOTES:

vww.DataSheet4U.com

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)


Ambient temperature under bias	40°C to +125°C
Storage temperature	
Voltage on any pin with respect to Vss (except VDD, MCLR and RA4)	
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss (Note 2)	
Voltage on RA4 with respect to Vss	
Total power dissipation (Note 1)	
Maximum current out of Vss pin	
Maximum current into Vod pin	
 Input clamp current, Iк (VI < 0 or VI > VDD)	
Output clamp current, Ioκ (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports (combined)	
Maximum current sourced by all ports (combined)	
Note 1: Power dissipation is calculated as follows:	

 $Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD - VOH) x IOH\} + \sum (VOL x IOL)$

2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18FXX8







FIGURE 27-2: PIC18FXX8 VOLTAGE-FREQUENCY GRAPH (EXTENDED)



27.1 DC Characteristics

	18LF ndust	FXX8 trial)			lard O ating te			ditions (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial		
	18F) ndust	(X8 trial, Exter	nded)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Par N	am o.	Symbol	Characteristic/ Device	Min	Тур	Conditions				
		Vdd	Supply Voltage							
D00)1		PIC18LFXX8	2.0		5.5	V	HS, XT, RC and LP Oscillator modes		
D00)1		PIC18FXX8	4.2		5.5	V			
4LD00)2	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V			
D00)3	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	0.7	V	See section on Power-on Reset for details		
D00)4	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details		
		VBOR	Brown-out Reset Voltag	е		•				
			PIC18LFXX8							
D00)5		BORV1:BORV0 = 11	1.96	—	2.16	V			
			BORV1:BORV0 = 10	2.64	—	2.92	V			
			BORV1:BORV0 = 01	4.07	—	4.59	V			
			BORV1:BORV0 = 00	4.36		4.92	V			
			PIC18FXX8		1	1				
D00)5		BORV1:BORV0 = 1x	N.A.	—	N.A.	V	Not in operating voltage range of device		
			BORV1:BORV0 = 01	4.07		4.59	V			
			BORV1:BORV0 = 00	4.36	—	4.92	V			

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC oscillator configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2 REXT (mA) with REXT in kOhm.
- 5: The LVD and BOR modules share a large portion of circuitry. The ∆IBOR and ∆ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

27.1 DC Characteristics (Continued)

PIC18L (Indus	-		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrialStandard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
PIC18F	XX8 trial, Exter	nded)							
Param No.	Symbol	Characteristic/ Device	Min	Тур	Max	Units	Conditions		
	Idd	Supply Current ^(2,3,4)							
D010		PIC18LFXX8					XT oscillator configuration		
				.7	2	mA	$VDD = 2.0V, +25^{\circ}C, FOSC = 4 MHz$		
			_	.7	2	mA	VDD = 2.0V, -40°C to +85°C, Fosc = 4 MH		
			—	1.7	4	mA	VDD = 4.2V, -40°C to +85°C, FOSC = 4 MH RC oscillator configuration		
			_	1	2.5	mA	VDD = 2.0V, +25°C, Fosc = 4 MHz		
			_	1	2.5	mA	VDD = 2.0V, -40°C to +85°C, FOSC = 4 MH		
			—	2.5	5	mA	VDD = 4.2V, -40°C to +85°C, FOSC = 4 MH RCIO oscillator configuration		
			_	.7	2.5	mA	VDD = 2.0V, +25°C, Fosc = 4 MHz		
			—	.7	2.5	mA	VDD = 2.0V, -40°C to +85°C, FOSC = 4 MH		
			—	1.8	4	mA	VDD = 4.2V, -40°C to +85°C, FOSC = 4 MH		
D010		PIC18FXX8					XT oscillator configuration		
			—	1.7	4	mA	VDD = 4.2V, +25°C, FOSC = 4 MHz		
			—	1.7	4	mA	VDD = 4.2V, -40°C to +85°C, FOSC = 4 MH		
			—	1.7	4	mA	$VDD = 4.2V$, $-40^{\circ}C$ to $+125^{\circ}C$, $FOSC = 4 M$ RC oscillator configuration		
			—	2.5	5	mA	VDD = 4.2V, +25°C, FOSC = 4 MHz		
			—	2.5	5	mA	VDD = 4.2V, -40°C to +85°C, Fosc = 4 MH		
			—	2.5	6	mA	VDD = 4.2V, -40°C to +125°C, FOSC = 4 M		
							RCIO oscillator configuration		
			—	1.8	4	mA	VDD = 4.2V, +25°C, Fosc = 4 MHz		
			—	1.8	5	mA	$VDD = 4.2V, -40^{\circ}C \text{ to } +85^{\circ}C, FOSC = 4 \text{ MH}$		
			—	1.8	5	mA	$VDD = 4.2V, -40^{\circ}C \text{ to } +125^{\circ}C, FOSC = 4 \text{ M}$		
D010A		PIC18LFXX8	_	18	40	μA	LP oscillator, FOSC = 32 kHz, WDT disable VDD = 2.0V, -40°C to +85°C		
D010A		PIC18FXX8					LP oscillator, Fosc = 32 kHz, WDT disable		
			_	60	150	μA	$VDD = 4.2V, -40^{\circ}C \text{ to } +85^{\circ}C$		
				60	180	μA	$VDD = 4.2V, -40^{\circ}C \text{ to } +125^{\circ}C$		

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are: <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD <u>MCLR</u> = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC oscillator configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2 REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

27.1 DC Characteristics (Continued)

PIC18LI (Indus				lard O ating te		-	ditions (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial
PIC18F2 (Indus	XX8 trial, Exter	nded)		dard O ating te		iture -	ditions (unless otherwise stated) $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $40^{\circ}C \le TA \le +125^{\circ}C$ for extended
Param No.	Symbol	Characteristic/ Device	Min	Тур	Max	Units	Conditions
	Idd	Supply Current ^(2,3,4)					
D010C		PIC18LFXX8		21	28	mA	EC, ECIO oscillator configurations VDD = 4.2V, -40°C to +85°C
D010C		PIC18FXX8	_	21	30	mA	EC, ECIO oscillator configurations VDD = 4.2V, -40°C to +125°C, Fosc = 25 MHz
D013		PIC18LFXX8	_	1.3 18 28	3 28 40	mA mA mA	HS oscillator configurations Fosc = 6 MHz, $VDD = 2.0V$ Fosc = 25 MHz, $VDD = 5.5V$ HS + PLL osc configuration Fosc = 10 MHz, $VDD = 5.5V$
D013		PIC18FXX8	_	18 28	28 40	mA mA	HS oscillator configurations Fosc = 25 MHz, VDD = 5.5V HS + PLL osc configuration Fosc = 10 MHz, VDD = 5.5V
D014		PIC18LFXX8		32	65	μA	Timer1 oscillator configuration Fosc = 32 kHz, VDD = 2.0V
D014		PIC18FXX8	_	62 62	250 310	μΑ μΑ	Timer1 oscillator configuration Fosc = 32 kHz, VDD = 4.2V, -40°C to +85°C Fosc = 32 kHz, VDD = 4.2V, -40°C to +125°C
	IPD	Power-Down Current ⁽³⁾					
D020		PIC18LFXX8	_	0.3 2	4 10	μΑ μΑ	VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D020 D021B		PIC18FXX8		2 6	10 40	μΑ μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are: $\frac{OSC1}{MCLR} = \text{vternal square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD}$ $\frac{MCLR}{MCLR} = \text{VDD; WDT enabled/disabled as specified.}$

- 3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC oscillator configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2 REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

27.1 DC Characteristics (Continued)

PIC18LI (Indus			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indus	XX8 trial, Exter	nded)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic/ Device	Min	Тур	Max	Units	Conditions			
	Δ IWDT	Module Differential Cur	rent							
D022		Watchdog Timer PIC18LFXX8		0.75 0.8 7	1.5 8 25	μΑ μΑ μΑ	VDD = 2.5V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022		Watchdog Timer PIC18FXX8		7 7 7	25 25 45	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D022A	ΔIBOR	Brown-out Reset ⁽⁵⁾ PIC18LFXX8		38 42 49	50 55 65	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022A		Brown-out Reset ⁽⁵⁾ PIC18FXX8		46 49 50	65 65 75	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D022B	ΔILVD	Low-Voltage Detect ⁽⁵⁾ PIC18LFXX8		36 40 47	50 55 65	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D022B		Low-Voltage Detect ⁽⁵⁾ PIC18FXX8		44 47 47	65 65 75	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			
D025	∆ITMR1	Timer1 Oscillator PIC18LFXX8		6.2 6.2 7.5	40 45 55	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C			
D025		Timer1 Oscillator PIC18FXX8		7.5 7.5 7.5	55 55 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C			

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are: $\frac{OSC1}{MCLR} = \text{external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD}$ $\frac{MCLR}{MCLR} = \text{VDD; WDT enabled/disabled as specified.}$

3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).

- 4: For RC oscillator configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2 REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

27.2 DC Characteristics: PIC18FXX8 (Industrial, Extended) PIC18LFXX8 (Industrial)

DC CH	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic/ Device	Min	Max	Units	Conditions			
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	0.15 Vdd	V	VDD < 4.5V			
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$			
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V				
D032		MCLR	Vss	0.2 Vdd	V				
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V				
D033		OSC1 (in RC mode) ⁽¹⁾	Vss	0.2 Vdd	V				
	Viн	Input High Voltage							
		I/O ports:							
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V			
D040A			2.0	Vdd	V	$4.5V \le V \text{DD} \le 5.5V$			
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V				
D042		MCLR	0.8 Vdd	Vdd	V				
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V				
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V				
	lı∟	Input Leakage Current ^(2,3)							
D060		I/O ports	—	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance			
D061		MCLR	—	±5	μA	$Vss \leq VPIN \leq VDD$			
D063		OSC1	—	±5	μA	$Vss \leq VPIN \leq VDD$			
	IPU	Weak Pull-up Current							
D070	Ipurb	PORTB weak pull-up current	50	450	μΑ	VDD = 5V, VPIN = VSS			

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

27.2 DC Characteristics: PIC18FXX8 (Industrial, Extended) PIC18LFXX8 (Industrial) (Continued)

DC CH	ARACTE	RISTICS	Standard Operati Operating tempera	ature -40°C	$\dot{T} \le \dot{T} \le \dot{T}$	ess otherwise stated) +85°C for industrial +125°C for extended
Param No.	Symbol	Characteristic/ Device	Min	Мах	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.2V, -40°C to +85°C
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.2V, -40°C to +125°C
D083		OSC2/CLKO (RC mode)	_	0.6	V	IOL = 1.6 mA, VDD = 4.2V, -40°C to +85°C
D083A			—	0.6	V	IOL = 1.2 mA, VDD = 4.2V, -40°C to +125°C
	Vон	Output High Voltage ⁽³⁾				
D090		I/O ports	Vdd - 0.7	_	V	$IOH = -3.0 \text{ mA}, \text{ VDD} = 4.2 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$
D090A			Vdd - 0.7	—	V	IOH = -2.5 mA, VDD = 4.2V, -40°С to +125°С
D092		OSC2/CLKO (RC mode)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.2V, -40°С to +85°С
D092A			Vdd - 0.7	—	V	IOH = -1.0 mA, VDD = 4.2V, -40°С to +125°С
D150	Vod	Open-Drain High Voltage	—	7.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins				
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	—	400	pF	In I ² C™ mode


Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

PIC18FXX8





Low-Voltage Detect Characteristics			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Symbol	Characteristi	c	Min	Тур	Max	Units	Conditions		
D420	Vlvd	LVD Voltage	LVV = 0001	1.96	2.06	2.16	V	T ≥ 25°C		
			LVV = 0010	2.16	2.27	2.38	V	T ≥ 25°C		
			LVV = 0011	2.35	2.47	2.59	V	T ≥ 25°C		
			LVV = 0100	2.43	2.58	2.69	V			
			LVV = 0101	2.64	2.78	2.92	V			
			LVV = 0110	2.75	2.89	3.03	V			
			LVV = 0111	2.95	3.1	3.26	V			
			LVV = 1000	3.24	3.41	3.58	V			
			LVV = 1001	3.43	3.61	3.79	V			
			LVV = 1010	3.53	3.72	3.91	V			
			LVV = 1011	3.72	3.92	4.12	V			
			LVV = 1100	3.92	4.13	4.34	V			
			LVV = 1101	4.07	4.33	4.59	V			
			LVV = 1110	4.36	4.64	4.92	V			

TABLE 27-1: LOW-VOLTAGE DETECT CHARACTERISTICS

DC Cha	racteris	tics	Standa	rd Opera	ting Co	nditions	5
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
		Internal Program Memory Programming Specifications					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	
D113	IDDP	Supply Current during Programming	—	—	10	mA	
		Data EEPROM Memory					
D120	ED	Cell Endurance	100K	1M	_	E/W	-40°C to +85°C
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C to +125°C
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time		4	—	ms	
D123	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles to Data EEPROM before Refresh*	1M	10M	_	Cycles	-40°C to +85°C
D124A	Tref	Number of Total Erase/Write Cycles before Refresh*	100K	1M	—	Cycles	+85°C to +125°C
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C
D130A	Eр	Cell Endurance	1000	10K	—	E/W	+85°C to +125°C
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP™ port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Erase Cycle Time	—	4	—	ms	$VDD \ge 4.5V$
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	—	ms	$VDD \ge 4.5V$
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms	
D134	Tretd	Characteristic Retention	40	—	-	Year	Provided no other specifications are violated

TABLE 27-2: DC CHARACTERISTICS: EEPROM AND ENHANCED FLASH

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

* See Section 5.8 "Using the Data EEPROM" for more information.

TABLE 27-3: COMPARATOR SPECIFICATIONS

Dperating Conditions: VDD range as described in Section 27.1 "DC Characteristics" , -40° C < TA < $+125^{\circ}$ C								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D300	VIOFF	Input Offset Voltage	—	±5.0	±10	mV		
D301	VICM	Input Common Mode Voltage	0		Vdd - 1.5	V		
D302	CMRR	CMRR	+55*	_	—	db		
D300	TRESP	Response Time ⁽¹⁾	—	300* 350*	400* 600*	ns ns	PIC18FXX8 PIC18LFXX8	
D301	TMC20V	Comparator Mode Change to Output Valid	—		10*	μs		

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

TABLE 27-4: VOLTAGE REFERENCE SPECIFICATIONS

Operating (Operating Conditions: VDD range as described in Section 27.1 "DC Characteristics" , -40°C < TA < +125°C								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
D310	VRES	Resolution	Vdd/24	—	Vdd/32	LSB			
D311	Vraa	Absolute Accuracy	_	_	0.5	LSB			
D312	Vrur	Unit Resistor Value (R)		2K*	_	Ω			
D310	TSET	Settling Time ⁽¹⁾	—	—	10*	μs			

* These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from 0000 to 1111.

27.3 AC (Timing) Characteristics

27.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2p	ppS	3. Tcc:s⊤	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
com CC	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercas	e letters and their meanings:	1	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ²	C specifications only)		
СС			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

27.3.2 TIMING CONDITIONS


The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-5 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC


AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended Operating voltage VDD range as described in DC specification, Section 37.1 "DC Characteristics"
	Section 27.1 "DC Characteristics".
	LF parts operate for industrial temperatures only.

v.DataSheet4U.com

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



27.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



w.DataSheet4U.com

TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO oscillator, -40°C to +85°C
		Oscillator Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO oscillator, +85°C to +125°C
			DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator, -40°C to +85°C
			4	25	MHz	HS oscillator, +85°C to +125°C
			4	10	MHz	HS + PLL oscillator, -40°C to +85°C
			4	6.25	MHz	HS + PLL oscillator, +85°C to +125°C
			DC	200	kHz	LP oscillator
1	Tosc	External CLKI Period ⁽¹⁾	25	—	ns	EC, ECIO oscillator, -40°C to +85°C
		Oscillator Period ⁽¹⁾	40	—	ns	EC, ECIO oscillator, +85°C to +125°C
			250	—	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	—	ns	HS oscillator, -40°C to +85°C
			40	—	ns	HS oscillator, +85°C to +125°C
			100	250	ns	HS + PLL oscillator, -40°C to +85°C
			160	250	ns	HS + PLL oscillator, +85°C to +125°C
			5	200	μs	LP oscillator
2	Тсү	Instruction Cycle Time ⁽¹⁾	100 160	_	ns ns	Tcy = 4/Fosc, -40°C to +85°C Tcy = 4/Fosc, +85°C to +125°C
3	TosL,	External Clock in (OSC1)	30	_	ns	XT oscillator
	TosH	High or Low Time	2.5	—	ns	LP oscillator
			10	—	μs	HS oscillator
4	TosR,	External Clock in (OSC1)		20	ns	XT oscillator
	TosF	Rise or Fall Time	_	50	ns	LP oscillator
			—	7.5	ns	HS oscillator

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Param No.	n No. Sym Characteristic		Min	Тур†	Max	Units	Conditions
_	Fosc	Oscillator Frequency Range	4		10	MHz	HS mode only
—	Fsys	On-Chip VCO System Frequency	16		40	MHz	HS mode only
—	t _{rc}	PLL Start-up Time (Lock Time)			2	ms	
—	ΔCLK	CLKO Stability (Jitter)	-2		+2	%	

TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2 TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 27-7: CLKO AND I/O TIMING




TABLE 27-8: CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	;	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO \downarrow		_	75	200	ns	(1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(1)
12	TckR	CLKO Rise Time		—	35	100	ns	(1)
13	TckF	CLKO Fall Time		—	35	100	ns	(1)
14	TckL2ioV	CLKO ↓ to Port Out Valid		_	_	0.5 TCY + 20	ns	(1)
15	TioV2ckH	Port In Valid before CLKO 1		0.25 TCY + 25	_	—	ns	(1)
16	TckH2iol	Port In Hold after CLKO ↑		0	_	—	ns	(1)
17	TosH2ioV	OSC1 ↑ (Q1 cycle) to Port Out Valid		—	50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC18FXX8	100	_	—	ns	
18A		Input Invalid (I/O in hold time)	PIC18LFXX8	200	_	_	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O	in setup time)	0	_	_	ns	
20	TIOR	Port Output Rise Time	PIC18FXX8	—	10	25	ns	
20A			PIC18LFXX8	_	_	60	ns	
21	TIOF	Port Output Fall Time	PIC18FXX8	_	10	25	ns	
21A			PIC18LFXX8	_	_	60	ns	
22†	TINP	INT pin High or Low Time		Тсү	_	_	ns	
23†	Trbp	RB7:RB4 Change INT High or Low Time		Тсү	_	—	ns	
24†	TRCP	RC7:RC4 Change INT High o	r Low Time	20	_	—	ns	

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKO pin output is 4 x Tosc.






FIGURE 27-9: BROWN-OUT RESET AND LOW-VOLTAGE DETECT TIMING





TABLE 27-9:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
BROWN-OUT RESET AND LOW-VOLTAGE DETECT REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	—	μs	
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28	72	132	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200		_	μs	For VDD \leq BVDD (see D005)
36	TIRVST	Time for Internal Reference Voltage to become stable	—	20	50	μs	
37	TLVD	Low-Voltage Detect Pulse Width	200	_	—	μs	For VDD \leq VLVD (see D420)

© 2004 Microchip Technology Inc.





Param No.	Symbol		Characteristi	C	Min	Max	Units	Conditions	
40	Tt0H	T0CKI High I	Pulse Width	No prescaler	0.5 TCY + 20	_	ns		
				With prescaler	10	_	ns		
41	Tt0L	T0CKI Low F	ulse Width	No prescaler	0.5 TCY + 20	_	ns		
				With prescaler	10	_	ns		
42	Tt0P	T0CKI Period	b	No prescaler	Tcy + 10	_	ns		
				With prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)	
45	Tt1H	T1CKI	Synchronous, r	no prescaler	0.5 TCY + 20	_	ns		
		High Time	Synchronous,	PIC18FXX8	10		ns		
			with prescaler	PIC18LFXX8	25	_	ns		
			Asynchronous	PIC18FXX8	30	_	ns		
				PIC18LFXX8	50	—	ns		
46	Tt1L	T1CKI	Synchronous, r	no prescaler	0.5 TCY + 5		ns		
		Low Time	Synchronous,	PIC18FXX8	10	—	ns		
				with prescaler	PIC18LFXX8	25	—	ns	
			Asynchronous	PIC18FXX8	30	—	ns		
				PIC18LFXX8	TBD	TBD	ns		
47	Tt1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous		60		ns		
	Ft1	T1CKI Oscilla	ator Input Frequ	ency Range	DC	50	kHz		
48	Tcke2tmrl	Delay from E Timer Increm	xternal T1CKI C	lock Edge to	2 Tosc	7 Tosc	_		

Legend: TBD = To Be Determined






TABLE 27-11: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND ECCP1)

Param No.	Symbol	Chara	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low Time	No prescal	er	0.5 TCY + 20	_	ns	
			With	With PIC18FXX8		_	ns	
			prescaler	PIC18LFXX8	20	_	ns	
51	ТссН	CCPx Input High Time	No prescaler		0.5 TCY + 20	_	ns	
			With	PIC18FXX8	10	_	ns	
			prescaler	PIC18LFXX8	20		ns	
52	TccP	CCPx Input Period			<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall Time	9	PIC18FXX8	—	25	ns	
			PIC18LFXX8	—	45	ns		
54	TccF	CCPx Output Fall Time	Э	PIC18FXX8	—	25	ns	
				PIC18LFXX8	—	45	ns	




TABLE 27-12: PARALLEL SLAVE PORT REQUIREMENTS (I	PIC18F248 AND PIC18F458)
--	--------------------------

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data-In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time)		20 25	_	ns ns	Extended Temp. range
63	TwrH2dtl	\overline{WR} \uparrow or \overline{CS} \uparrow to Data-In Invalid	PIC18FXX8	20	_	ns	
		(hold time) PIC18LFX		35	_	ns	
64	TrdL2dtV	$\overline{RD} \downarrow and \overline{CS} \downarrow to Data-Out Val$	id	_	80 90	ns ns	Extended Temp. range
65	TrdH2dtl	\overline{RD} \uparrow or \overline{CS} \downarrow to Data-Out Invalid		10	30	ns	
66	TibfINH	Inhibit the IBF flag bit being cleared from $\overline{\rm WR} \uparrow {\rm or} \ \overline{\rm CS} \uparrow$		—	3 TCY	ns	






TABLE 27-13:	EXAMPLE SPI™ MODE REQUIREMENTS	(MASTER MODE, CKE = 0)	
--------------	--------------------------------	------------------------	--

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 TCY + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	—	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXX8	—	25	ns	
			PIC18LFXX8		45	ns	
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8		25	ns	
		(Master mode) PIC18LFXX8			45	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX8	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXX8		100	ns	

Note 1: Requires the use of parameter #73A.






TABLE 27-14: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge		100	_	ns	
75	TdoR	SDO Data Output Rise Time	PIC18FXX8	—	25	ns	
			PIC18LFXX8	—	45	ns	
76	TdoF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8	—	25	ns	
		(Master mode)	PIC18LFXX8	—	45	ns	
79	TscF	SCK Output Fall Time (Maste	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after PIC18FXX8 SCK Edge PIC18LFXX8		—	50	ns	
	TscL2doV			—	100	ns	
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SCK Edge		Тсү	—	ns	

Note 1: Requires the use of parameter #73A.







TABLE 27-15: EXAMPLE SPI™ MODE REQUIREMENTS, SLAVE MODE TIMING (CKE = 0)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	SCK ↑ Input		—	ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
72A			Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK I	Setup Time of SDI Data Input to SCK Edge		_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Cloc	1.5 Tcy + 40		ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK E	100	—	ns		
75	TdoR	SDO Data Output Rise Time	PIC18FXX8	_	25	ns	
			PIC18LFXX8		45	ns	
76	TdoF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	\overline{SS} \uparrow to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	PIC18FXX8	_	25	ns	
			PIC18LFXX8		45	ns	
79	TscF	SCK Output Fall Time (Master mode)			25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXX8		50	ns	
	TscL2doV	Edge	PIC18LFXX8		100	ns]
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	dge		—	ns	


Note 1: Requires the use of parameter #73A.



Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st C	lock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK I	100	_	ns		
75	TdoR	SDO Data Output Rise Time	PIC18FXX8	—	25	ns	
			PIC18LFXX8	—	45	ns	
76	TdoF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance	9	10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8		25	ns	
		(Master mode)	PIC18LFXX8	—	45	ns	
79	TscF	SCK Output Fall Time (Master mode)	1	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXX8	—	50	ns	
	TscL2doV	Edge	PIC18LFXX8	—	100	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{\text{SS}} \downarrow$	PIC18FXX8	—	50	ns	
		Edge	PIC18LFXX8	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	·	1.5 Tcy + 40	_	ns	

Note 1: Requires the use of parameter #73A.





Param No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	-		clock pulse is generated
92	TSU:STO	Stop Condition	100 kHz mode	4700	—	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	-	ns	
		Hold Time	400 kHz mode	600			






TABLE 27-18:	I ² C [™] BUS DATA REQUIREMENTS	(SLAVE MODE)
--------------	---	--------------

Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μs	PIC18FXX8 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	PIC18FXX8 must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY			
101	TLOW	Clock Low Time	100 kHz mode	4.7		μs	PIC18FXX8 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	PIC18FXX8 must operate at a minimum of 10 MHz
J.com			SSP module	1.5 TCY	_	ns	
102	Tr	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeate
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period the first
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
		Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	_	μs	-
		Setup Time	400 kHz mode	0.6	_	μs	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode 400 kHz mode	4.7 1.3		μs μs	Time the bus must be free before a new transmissio can start
D102	Св	Bus Capacitive Load	lina	<u> </u>	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement TSU;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

Before the SCL line is released, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification).

FIGURE 27-19: MASTER SSP I²C[™] BUS START/STOP BITS TIMING WAVEFORMS





TABLE 27-19:	MASTER SSP I ² C [™] BUS START/STOP BITS REQUIREMENTS
--------------	---

Param No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	TSU:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

FIGURE 27-20: MASTER SSP I²C[™] BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
102	Tr	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	generated
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
107	TSU:DAT	Data Input	100 kHz mode	250		ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	

1 MHz mode⁽¹⁾

100 kHz mode

400 kHz mode

1 MHz mode⁽¹⁾

100 kHz mode

400 kHz mode

Bus Capacitive Loading Maximum pin capacitance = 10 pF for all I^2C^{TM} pins. Note 1:

Output Valid

Bus Free Time

from Clock

A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 \ge 250 ns 2: must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

Before the SCL line is released, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode).

2(Tosc)(BRG + 1)

_

4.7

1.3

3500

1000

_

_

400

ms

ns

ns

ns

ms

ms

pF

109

110

D102

TAA

TBUF

Св

Time the bus must be free before a new

transmission can start

FIGURE 27-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 27-21: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	<u>SYNC XMIT (Master & Slave)</u> Clock High to Data-Out Valid	PIC18FXX8	_	50	ns	
			PIC18LFXX8		150	ns	
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18FXX8		25	ns	
	(Master mode)	PIC18LFXX8	_	60	ns		
122	Tdtrf	Data-Out Rise Time and Fall Time	PIC18FXX8	_	25	ns	
			PIC18LFXX8	_	60	ns	

FIGURE 27-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-22: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (Master & Slave)</u> Data-Hold before CK ↓ (DT hold time)	10		ns	
126	TckL2dtl	Data-Hold after CK \downarrow (DT hold time)	15	_	ns	

TABLE 27-23: A/D CONVERTER CHARACTERISTICS: PIC18FXX8 (INDUSTRIAL, EXTENDED) PIC18LFXX8 (INDUSTRIAL)


Param No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution	—	_	10	bit	$VREF = VDD \ge 3.0V$	
A03	EIL	Integral Linearity Error		—	_	<±1	LSb	$VREF = VDD \ge 3.0V$
A04	Edl	Differential Linea	—	_	<±1	LSb	$VREF = VDD \ge 3.0V$	
A05	Efs	Full Scale Error		—	_	<±1	LSb	$VREF = VDD \ge 3.0V$
A06	EOFF	Offset Error		—	_	<±1.5	LSb	$VREF = VDD \ge 3.0V$
A10	_	Monotonicity ⁽³⁾	guaranteed			—	$VSS \leq VAIN \leq VREF$	
A20	Vref	Reference Voltage (VREFH – VREFL)		0V		_	V	
A20A				3V	_	—	V	For 10-bit resolution
A21	Vrefh	Reference Voltage High		Vss		VDD + 0.3V	V	
A22	Vrefl	Reference Voltage Low		Vss - 0.3V	_	Vdd	V	
A25	Vain	Analog Input Voltage		Vss - 0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source		—	_	10.0	kΩ	
A40	IAD	A/D Conversion	PIC18FXX8	—	180	—	μΑ	Average current
		Current (VDD)	PIC18LFXX8	—	90	—	μA	consumption when A/D is on (Note 1)
A50	IREF VREF Input Current (Note 2)		0	_	5	μΑ μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD. During A/D conversion	

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current specification includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or VDD and Vss pins, whichever is selected as reference input.

2: VSS \leq VAIN \leq VREF

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.





Param No.	Symbol	Characteristic			Max	Units	Conditions
130	TAD	A/d Clock Period PIC18FXX8		1.6	20 ⁽⁵⁾	μs	Tosc based, VREF \geq 3.0V
			PIC18LFXX8	3.0	20 ⁽⁵⁾	μs	TOSC based, VREF full range
			PIC18FXX8	2.0	6.0	μs	A/D RC mode
			PIC18LFXX8	3.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisition	11	12	Tad		
132	TACQ	Acquisition Time (Note 3)		15 10	_	μs us	$-40^{\circ}C \le Temp \le +125^{\circ}C$ $0^{\circ}C \le Temp \le +125^{\circ}C$
135	Tswc	Switching Time from Co	_	(Note 4)	•		
136	Тамр	Amplifier Settling Time (Note 2)		1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

TABLE 27-24: A/D CONVERSION REQUIREMENTS

Note 1: ADRES register may be read on the following TCY cycle.

- 2: See Section 20.0 "Compatible 10-Bit Analog-to-Digital Converter (A/D) Module" for minimum conditions when input voltage has changed more than 1 LSb.
- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVSS or AVSS to AVDD). The source impedance (Rs) on the input channels is 50Ω .
- 4: On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.


NOTES:


vww.DataSheet4U.com


28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.















FIGURE 28-3: TYPICAL IDD vs. Fosc OVER VDD (HS/PLL MODE)







































FIGURE 28-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, $+25^{\circ}$ C)









FIGURE 28-13: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, +25°C)





© 2004 Microchip Technology Inc.












FIGURE 28-17: TYPICAL AND MAXIMUM \triangle ITMR1 vs. VDD OVER TEMPERATURE (-10°C TO +70°C, TIMER1 WITH OSCILLATOR, XTAL = 32 kHz, C1 AND C2 = 47 pF)







© 2004 Microchip Technology Inc.







FIGURE 28-19: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)














© 2004 Microchip Technology Inc.






















FIGURE 28-27: MINIMUM AND MAXIMUM VIN vs. VDD (I²C[™] INPUT, -40°C TO +125°C)







NOTES:

vww.DataSheet4U.com

29.0 PACKAGING INFORMATION

29.1 Package Marking Information

28-Lead SPDIP




www.DataSheet4U.com

28-Lead SOIC



40-Lead PDIP



Example



Example



Example




Legenc	d: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


29.1 Package Marking Information (Continued)






ww.DataSheet4U.com

44-Lead TQFP



Example




Example



29.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing §	eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter


§ Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

28-Lead Plastic Small Outline (SO) - Wide, 300 mil Body (SOIC)



Pitch	Ρ		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	¢	0	4	8	0	4	8
Lead Thickness	с	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

40-Lead Plastic Dual In-line (P) – 600 mil Body (PDIP)

-E1-


Þ þ þ


þ

<u>nnnnnn</u>

Бр þ Ь

D






	Units	INCHES*		N	1ILLIMETERS	8	
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	А	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-047

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.031			0.80		
Pins per Side	n1		11			11		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039		1.00			
Foot Angle	¢	0	3.5	7	0	3.5	7	
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25	
Overall Length	D	.463	.472	.482	11.75	12.00	12.25	
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10	
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.012	.015	.017	0.30	0.38	0.44	
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

NOTES:

vww.DataSheet4U.com

APPENDIX A: DATA SHEET **REVISION HISTORY**

Revision A (June 2001)

Original data sheet for the PIC18FXX8 family.

Revision B (May 2002)

Updated information on CAN module, device memory and register maps, I/O ports and Enhanced CCP.

Revision C (January 2003)

This revision includes the DC and AC Characteristics Graphs and Tables (see Section 28.0 "DC and AC Characteristics Graphs and Tables"), Section 27.0 "Electrical Characteristics" have been updated and CAN certification information has been added.

Revision D (September 2004)

Data Sheet Errata (DS80134 and DS80161) issues have been addressed and corrected along with minor corrections to the data sheet text.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Features		PIC18F248 PIC18F258		PIC18F448	PIC18F458	
Internal	Bytes	16K	32K	16K	32K	
Program Memory	# of Single-Word Instructions	8192	16384	8192	16384	
Data Memo	ry (Bytes)	768	1536	768	1536	
I/O Ports		Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E	
Enhanced Capture/Compare/PWM Modules		-	—	1	1	
Parallel Slav	ve Port	No	No	Yes	Yes	
10-bit Analo	og-to-Digital Converter	5 input channels	5 input channels	8 input channels	8 input channels	
Analog Con	nparators	No	No	2	2	
Analog Comparators VREF Output		N/A	N/A	Yes	Yes	
Packages		28-pin SPDIP 28-pin SOIC	28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin PLCC 44-pin TQFP	40-pin PDIP 44-pin PLCC 44-pin TQFP	

APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

APPENDIX D: MIGRATING FROM OTHER PICmicro[®] DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC18FXX8 family of devices.

D.1 PIC16CXXX to PIC18FXX8

See Application Note AN716 "Migrating Designs from PIC16C74A/74B to PIC18C442" (DS00716).

D.2 PIC17CXXX to PIC18FXX8

See Application Note AN726 "PIC17CXXX to PIC18CXXX Migration" (DS00726).

ww.DataSheet4U.cor

Block Diagrams

INDEX

Α	
A/D	
	A/D Converter Flag (ADIF Bit)
	A/D Converter Interrupt, Configuring244
	Acquisition Requirements
	Acquisition Time
	ADCON0 Register241
	ADCON1 Register241
	ADRESH Register241
	ADRESH/ADRESL Registers
	ADRESL Register
	Analog Port Pins, Configuring246
	Associated Registers Summary
	Calculating the Minimum Required
	Acquisition Time
	Configuring the Module 244
	Conversion Clock (TAD)
	Conversion Tab Cycles
	Conversion TAD Cycles
	Minimum Charging Time
	Result Registers
	Selecting the Conversion Clock
	Special Event Trigger (CCP)
	Special Event Trigger (ECCP)
	TAD vs. Device Operating Frequencies
	(For Extended, LF Devices) (table)
	TAD vs. Device Operating
	Frequencies (table)
	Use of the ECCP Trigger
Abs	solute Maximum Ratings 329
AC	(Timing) Characteristics
	Parameter Symbology
	cess Bank
	KSTAT
	KSTAT Status Flag
AD	CON0 Register
	GO/DONE Bit
	CON1 Register
	DLW
Aut	Receiver Transmitter. See USART.
	DWF
	DWFC
	RESH Register
	RESH/ADRESL Registers
	RESL Register
	alog-to-Digital Converter. See A/D.
AN	DLW
AN	DWF
Ass	sembler
	MPASM Assembler
Ass	sociated Registers 192, 197
В	
_	ak Solaat Pagiatar (PSP)
	nk Select Register (BSR)54 ud Rate Generator169
	289
50	

A/D
Analog Input Model 244, 253
Baud Rate Generator
CAN Buffers and Protocol Engine 200
CAN Receive Buffer
CAN Transmit Buffer
Capture Mode Operation
Comparator I/O Operating Modes
Comparator Output
Comparator Voltage Reference
Output Buffer Example
Compare (CCP Module) Mode Operation
Enhanced PWM
Interrupt Logic
Low-Voltage Detect (LVD)
Low-Voltage Detect with External Input
MSSP (I ² C Master Mode)
MSSP (l ² C Mode)
MSSP (SPI Mode) 143
On-Chip Reset Circuit
OSC2/CLKO/RA6 Pin
PIC18F248/258 Architecture 8
PIC18F448/458 Architecture9
PLL 19
PORTC (Peripheral Output Override) 100
PORTD and PORTE (Parallel Slave Port) 107
PORTD in I/O Port Mode 102
PORTE 104
PWM (CCP Module) 128
RA3:RA0 and RA5 Pins94
RA4/T0CKI Pin
RB1:RB0 Pins
RB2/CANTX/INT2 Pin
RB3/CANRX Pin
RB7:RB4 Pins
Reads from Flash Program Memory
Table Read Operation
Table Write Operation
Table Writes to Flash Program Memory
Timer0 in 16-bit Mode 110
Timer0 in 8-bit Mode 110
Timer1 114
Timer1 (16-bit Read/Write Mode) 114
Timer2
Timer3 120
Timer3 (16-bit Read/Write Mode) 120
USART Receive
USART Transmit
Voltage Reference
Watchdog Timer
BN
BNC
BNN
BNOV
BNOV
BOR. See Brown-out Reset.
BOV
BRA
BRG. See Baud Rate Generator.
Brown-out Reset (BOR) 26, 265

BF173

BF Status Flag 173

E	3SF	293
E	BTFSC	294
E	BTFSS	294
E	3TG	295
E	3Z	296
(C	
(C Compilers	
	MPLAB C17	324
	MPLAB C18	
	MPLAB C30	324
(CALL	296
(CAN Module	
	Aborting Transmission	228
	Acknowledge Error	237
	Baud Rate Registers	218
Sheet4l	^{J.col} Baud Rate Setting	233
	Bit Error	
	Bit Time Partitioning (diagram)	
	Bit Timing Configuration Registers	236
	BRGCON1	236
	BRGCON2	236
	BRGCON3	236
	Calculating TQ, Nominal Bit Rate and	
	Nominal Bit Time	234
	Configuration Mode	226
	Control and Status Registers	
	Controller Register Map	225
	CRC Error	
	Disable Mode	226
	Error Detection	
	Error Modes and Error Counters	
	Error Modes State (diagram)	
	Error Recognition Mode	
	Error States	
	Filter/Mask Truth (table)	
	Form Error	
	Hard Synchronization	
	I/O Control Register	
	Information Processing Time	
	Initiating Transmission	228
	Internal Message Reception Flowchart	7 24
	Internal Transmit Message	231
	Flowchart	220
	Interrupt Acknowledge	
	Interrupt Registers	
	Interrupts	
	Bus Activity Wake-up	
	Bus-Off	
	Code Bits	
	Error	
	Message Error	
	Receive	
	Receiver Bus Passive	
	Receiver Overflow	
	Receiver Warning	
	Transmit	
	Transmitter Bus Passive	
	Transmitter Warning	
	Lengthening a Bit Period	-
	(diagram)	235

Listen Only Mode	
	,
and Masks 215, 232	-
Message Acceptance Mask and	
Filter Operation (diagram)	
Message Reception	
Message Time-Stamping	
Message Transmission	
Modes of Operation	
Normal Mode	
Oscillator Tolerance	
Overview	
Phase Buffer Segments	
Programming Time Segments 236	
Propagation Segment 234	
Receive Buffer Registers 210	
Receive Buffers 230	
Receive Message Buffering 230)
Receive Priority 230)
Registers 201	
Resynchronization	5
Sample Point 234	
Shortening a Bit Period (diagram) 236	
Stuff Bit Error	
Synchronization	5
Synchronization Rules	
Synchronization Segment	
Time Quanta	
Transmit Buffer Registers	5
Transmit Buffers	,
Transmit Priority	
Transmit/Receive Buffers)
Values for ICODE (table)	
Capture (CCP Module)	
CAN Message Time-Stamp	
CCP Pin Configuration	
CCP1 Prescaler	
CCPR1H:CCPR1L Registers	
Software Interrupt	
Timer1/Timer3 Mode Selection	, I
Capture (ECCP Module)	
CAN Message Time-Stamp	
Capture/Compare/PWM (CCP)	
)
Capture Mode. See Capture	
(CCP Module). CCP1 Module 124	
Timer Resources	
CCPR1H Register	
CCPR1L Register 124	ł
Compare Mode. See Compare	
(CCP Module).	
Interaction of CCP1 and	
ECCP1 Modules	ł
PWM Mode. See PWM (CCP Module).	
Ceramic Resonators	_
Ranges Tested	
Clocking Scheme	
CLRF	
CLRWDT	,

Coc	le Examples
	16 x 16 Signed Multiply Routine76
	16 x 16 Unsigned Multiply Routine76
	8 x 8 Signed Multiply Routine75
	8 x 8 Unsigned Multiply Routine75
	Changing Between Capture Prescalers
	Data EEPROM Read
	Data EEPROM Refresh Routine
	Data EEPROM Write61 Erasing a Flash Program Memory Row70
	Fast Register Stack
	How to Clear RAM (Bank 1) Using
	Indirect Addressing
	Initializing PORTA
	Initializing PORTB
	Initializing PORTC100
.DataSheet4U.com	Initializing PORTD102
	Initializing PORTE 104
	Loading the SSPBUF Register 146
	Reading a Flash Program
	Memory Word
	Saving Status, WREG and BSR
	Registers in RAM
	WIN and ICODE Bits Usage in
	Interrupt Service Routine to
	Access TX/RX Buffers
Cor	le Protection
	MF
	nparator Module
	Analog Input Connection Considerations
	Associated Registers
	Configuration
	Effects of a Reset253
	External Reference Signal251
	Internal Reference Signal
	Interrupts
	Operation
	Operation During Sleep
	Outputs
	Response Time
Cor	nparator Specifications
	nparator Voltage Reference Module
	Accuracy/Error
	Associated Registers
	Configuring
	Connection Considerations256
	Effects of a Reset256
	Operation During Sleep
Cor	npare (CCP Module)
	CCP1 Pin Configuration
	CCPR1 and ECCPR1 Registers
	Registers Associated with Capture, Compare, Timer1 and Timer3127
	Software Interrupt
	Special Event Trigger
	Timer1/Timer3 Mode Selection
Con	npare (ECCP Module)
	Registers Associated with Enhanced
	Capture, Compare, Timer1 and Timer3
	Special Event Trigger 133
Con	npatible 10-Bit Analog-to-Digital
-	Converter (A/D) Module. See A/D.
	ifiguration Mode (CAN Module)
CPF	FSEQ

CPFSGT
Capacitor Selection
D
-
Data EEPROM Memory
Associated Registers
EEADR Register
EECON1 Register
EECON2 Register 59
Operation During Code-Protect
Protection Against Spurious Writes 62
Reading 61
Usage 62
Write Verify 62
Writing to 61
Data Memory 44
General Purpose Registers 44
Special Function Registers
Data Memory Map
PIC18F248/448
PIC18F258/458
DAW
DC and AC Characteristics
Graphs and Tables
DC Characteristics
EEPROM and Enhanced Flash
PIC18FXX8 (Ind., Ext.) and
PIC18LFXX8 (Ind.)
DCFSNZ
DECF
DECFSZ
Demonstration Boards
PICDEM 1 326
PICDEM 17 327
PICDEM 18R 327
PICDEM 2 Plus 326
PICDEM 3 326
PICDEM 4
PICDEM LIN 327
PICDEM USB 327
PICDEM.net Internet/Ethernet
Development Support
Device Differences
Device Migrations
Device Overview
Features
Direct Addressing
Disable Mode (CAN Module)
E
Electrical Characteristics

Electrical Characteristics	329
Enhanced Capture/Compare/PWM (ECCP)	131
Auto-Shutdown	142
Capture Mode. See Capture	
(ECCP Module).	
Compare Mode. See Compare	
(ECCP Module).	
ECCPR1H Register	132
ECCPR1L Register	132
Interaction of CCP1 and	
ECCP1 Modules	132
Pin Assignments for Various Modes	132
PWM Mode. See PWM (ECCP Module).	
Timer Resources	132

Enhanced CCP Auto-Shutdown	1/2
Enhanced PWM Mode.	142
See PWM (ECCP Module).	
Errata	
Error Recognition Mode (CAN Module)	
Evaluation and Programming Tools	
External Clock Input	19
F	
Firmware Instructions	281
Flash Program Memory	
Associated Registers	
Control Registers	
Erase Sequence	
Erasing	70
Operation During Code-Protect	73
^{4U.co} Reading	69
TABLAT (Table Latch) Register	68
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads and Table Writes	
TBLPTR (Table Pointer) Register	
Write Sequence	
Writing to	
Protection Against Spurious Writes	
Unexpected Termination	
Write Verify	73
G	
GOTO	302
U .	
Н	
Hardware Multiplier	
Operation	75
Operation Performance Comparison (table)	75 75
Operation	75 75
Operation Performance Comparison (table)	75 75
Operation Performance Comparison (table) HS4 (PLL)	75 75 19
Operation Performance Comparison (table) HS4 (PLL)	75 75 19 93
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports	75 75 19 93 152
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode	75 75 19 93 152 6, 157
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 6, 157 176
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 93 152 6, 157 176 169
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 5, 157 176 169 180
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 5, 157 176 169 180 178
Operation Performance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 6, 157 176 169 180 178 181
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 6, 157 176 169 180 178 181 170
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 19 152 5, 157 176 169 180 181 181 170 162
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 93 152 6, 157 176 169 180 178 181 170 162 177
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode ACK Pulse	75 75 19 19 19 152 152 152 176 169 180 178 181 170 162 177 166
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode	75 75 19 19 152 5, 157 176 169 180 181 170 162 177 166 167
OperationPerformance Comparison (table) HS4 (PLL) I I/O Ports I ² C Mode	75 75 19 19 19 152 152 152 176 169 180 178 181 170 162 162 167 168
Operation	75 75 19 19 152 152 176 176 169 180 178 181 170 162 177 166 167 168 173
Operation	75 75 19 19 152 152 157 176 169 178 170 169 181 170 162 167 166 167 168 173 172
Operation	75 75 19 19 152 152 157 176 169 178 170 169 181 170 162 177 166 167 168 173 172 171
Operation	75 75 19 93 152 152 176 176 169 180 178 181 170 162 162 167 166 167 168 173 172 171 173
Operation	75 75 19 93 152 152 176 176 169 180 178 181 170 162 162 167 166 167 168 173 172 171 173
Operation	75 75 75 19 19 152 .5, 157 176 169 180 178 169 180 178 169 169 169 169 169 169 169 169 169 176 169 176 169 176 169 176 169 176 169 176 177 176 177 176 177 176 177 176 177 176 177 176 177 177 177 177 177 177 177 177 177 177 177 177 177 177 177 177 177 177
Operation	75 75 75 19 19
Operation	75 75 19 93 152 .5, 157 176 169 180 180 178 178 178 178 173 177 173 177 156
Operation	75 75 75 19

Slave Mode 15	6
Addressing 15	
Reception15	7
Transmission 15	
Sleep Operation17	
Stop Condition Timing 17	
ID Locations	
INCF	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Indirect Addressing	
FSR Register	
INDF Register	
Operation	
INFSNZ	
Initialization Conditions for All Registers	
Instruction Cycle	
Instruction Flow/Pipelining	
Instruction Format	
ADDLW	
ADDLW	
ADDWF	
ADDW1 C	
ANDULW	-
BC	
BCF	-
BN	-
BNC	
BNN	
BNOV	
BNZ	
BOV	
BRA	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	
CALL	6
CLRF	7
CLRWDT	7
COMF	8
CPFSEQ	8
CPFSGT	9
CPFSLT	9
DAW 30	
DCFSNZ 30	1
DECF	-
DECFSZ	
GOTO 30	
INCF	
INCFSZ	
INFSNZ	
IORLW	
IORWF	
LFSR	-
MOVF	
MOVFF	
MOVLB	
MOVLW	
MOVWF	
MULLW	
MULWF	б

	NEGF 309
	NOP 309
	POP
	PUSH
	RCALL
	RESET
	RETFIE
	RETLW
	RETURN
	RLCF
	RLNCF
	RRCF
	RRNCF
	SETF
	SLEEP
	SUBFWB
v.DataSheet4U.cor	
	SUBWF
	SUBWFB
	SUBWID
	TBLRD
	TBLKD
	TSTFSZ
	XORWF
	Summary Table
	INTCON Register RBIF Bit96
	Inter-Integrated Circuit. See I ² C.
	Interrupt Sources A/D Conversion Complete
	•
	CAN Module
	Compare Complete (CCP)
	Interrupt-on-Change (RB7:RB4)
	TMR0 Overflow
	TMR1 Overflow
	TMR2 to PR2 Match
	TMR2 to PR2 Match (PWM) 117, 128
	TMR3 Overflow 119, 121
	Interrupt-on-Change (RB7:RB4) Flag
	(RBIF Bit)
	Interrupts
	Context Saving During
	Enable Registers
	Flag Registers
	INT
	PORTB Interrupt-on-Change
	Priority Registers
	TMR0
	Interrupts, Flag Bits
	A/D Converter Flag (ADIF Bit)243
	CCP1 Flag (CCP1IF Bit) 124, 125, 126
	IORLW
	IORWF
	L

LFSR	305
Listen Only Mode (CAN Module)	226
Look-up Tables	43
Computed GOTO	43
Table Reads/Table Writes	43
Loopback Mode (CAN Module)	226

Low-Voltage Detect	259
Characteristics	338
Current Consumption	263
Effects of a Reset	263
Operation	262
Operation During Sleep	263
Reference Voltage Set Point	263
Typical Application	259
Low-Voltage ICSP Programming	279
LVD. See Low-Voltage Detect.	

Μ

Master Synchronous Serial Port (MSSP). See MSSP.	
Master Synchronous Serial Port. See MSSP.	
Memory Organization	. 37
Data Memory	. 44
Internal Program Memory Operation	. 37
Program Memory	. 37
Migrating from other PICmicro Devices	386
MOVF	305
MOVFF	306
MOVLB	306
MOVLW	307
MOVWF	307
MPLAB ASM30 Assembler,	
Linker, Librarian	324
MPLAB ICD 2 In-Circuit Debugger	325
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	325
MPLAB ICE 4000 High-Performance	
Universal In-Circuit Emulator	325
MPLAB Integrated Development	
Environment Software	323
MPLAB PM3 Device Programmer	325
MPLINK Object Linker/	
MPLIB Object Librarian	324
MSSP	143
Control Registers	143
Enabling SPI I/O	147
Operation	146
Overview	-
SPI Master Mode	
SPI Master/Slave Connection	147
SPI Mode	143
SPI Slave Mode	149
TMR2 Output for Clock Shift 117,	118
Typical Connection	147
MSSP. See also I ² C Mode, SPI Mode.	
MULLW	308
MULWF	308
N	

CE

NEGF	309
NOP	309
Normal Operation Mode (CAN Module)	226

0

Opcode Field Descriptions	282
Oscillator	
Effects of Sleep Mode	23
Power-up Delays	
Switching Feature	
System Clock Switch Bit	
Transitions	
Oscillator Configurations	
Crystal Oscillator, Ceramic Resonators	
EC	17
ECIO	
HS	
HS4	17
LP	
141 J corRC	
RCIO	17
XT	
Oscillator Selection	
Oscillator, Timer1	. 113, 115, 121
Oscillator, WDT	

Ρ

Packaging Information	
Details	
Marking	
Parallel Slave Port (PSP)	. 102, 107
Associated Registers	
PORTD	107
PSP Mode Select (PSPMODE) Bit	
RE2/AN7/CS/C2OUT	107
PIC18FXX8 Voltage-Frequency	
Graph (Industrial)	
PIC18LFXX8 Voltage-Frequency	
Graph (Industrial)	
PICkit 1 Flash Starter Kit	
PICSTART Plus Development	
Programmer	326
Pin Functions	
MCLR/VPP	10
OSC1/CLKI	10
OSC2/CLKO/RA6	10
RA0/AN0/CVREF	11
RA1/AN1	
RA2/AN2/VREF	11
RA3/AN3/VREF+	11
RA4/T0CKI	
RA5/AN4/SS/LVDIN	11
RA6	11
RB0/INT0	12
RB1/INT1	
RB2/CANTX/INT2	
RB3/CANRX	
RB4	12
RB5/PGM	
RB6/PGC	
RB7/PGD	
RC0/T1OSO/T1CKI	
RC1/T10SI	-
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA	
RC5/SDO	
RC6/TX/CK	
RC7/RX/DT	13

RD1/PSP1/C1IN14
RD2/PSP2/C2IN+14
RD3/PSP3/C2IN14
RD4/PSP4/ECCP1/P1A14
RD5/PSP5/P1B 14
RD6/PSP6/P1C 14
RD7/PSP7/P1D 14
RE0/AN5/RD15
RE1/AN6/WR/C1OUT15
RE2/AN7/CS/C2OUT15
VDD 15
Vss
Pinout I/O Descriptions
Pointer, FSRn
POP
POR. See Power-on Reset.
PORTA
Associated Register Summary
Functions
LATA Register
PORTA Register
TRISA Register
PORTB
Associated Register Summary
Functions
LATB Register
PORTB Register
RB7:RB4 Interrupt-on-Change
Flag (RBIF Bit)
TRISB Register
PORTC
Associated Register Summary 101
Functions 101
LATC Register 100
PORTC Register 100
5
RC3/SCK/SCL Pin 157
RC7/RX/DT pin 185
RC7/RX/DT pin
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 103 Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 TRISD Register 102
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 100 Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 TRISD Register 102 PORTE Associated Register Summary Associated Register Summary 104
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 103 Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 TRISD Register 102 PORTE 102 Associated Register Summary 106 Functions 106 Functions 106
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 103 Associated Register Summary 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 FUNCTION Register 102 PORTD Register 102 FUNCTION 102 PORTE 102 Functions 106 Functions 106 Functions 106 LATE Register 104
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 103 Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Functions 106 Functions 106 PORTE 106 PORTE Register 106 Functions 106 PORTE Register 104 PORTE Register 104
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 TRISD Register 102 PORTE 102 PORTE 106 Functions 106 PORTE 106 PORTE 106 PORTE Register 106 PORTE Register 104 PSP Mode Select (PSPMODE) Bit 102
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 PORTE 104 Functions 106 LATE Register 104 PORTE Register 104 PSP Mode Select (PSPMODE) Bit 102 RE2/ANT/CS/C20UT 107
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 PORTE 104 Functions 106 LATE Register 104 PORTE Register 104 PSP Mode Select (PSPMODE) Bit 102 RE2/AN7/CS/C2OUT 107 TRISE Register 104
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 PORTE 104 PORTE Register 104 POWer-Down Mode. See Sleep. 104
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 PORTE 104 PORTE Register 104 POWer-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE 104 PORTE Register 104 POSP Mode Select (PSPMODE) Bit 102 RE2/AN7/CS/C2OUT 107 TRISE Register 104 Power-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD 100, 183 Associated Register Summary 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 POWer-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 POWer-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 POWer-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26 Power-up Timer (PWRT) 26, 265
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 Power-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26 Power-up Timer (PWRT) 26, 265 Time-out Sequence
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 Power-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26 Power-up Timer (PWRT) 26, 265 Time-out Sequence
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE Register 104 Associated Register Summary 106 Functions 104 PORTE Register 104 PORTE Register 104 PORTE Register 104 PORTE Register 104 PSP Mode Select (PSPMODE) Bit 102 RE2/AN7/CS/C2OUT 107 TRISE Register 104 Power-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26 Power-up Timer (PWRT) 26, 265 Time-out Sequence 27 Power-up Delays 0SC1 and OSC2 Pin States
RC7/RX/DT pin 185 TRISC Register 100, 183 PORTD Associated Register Summary 103 Functions 103 LATD Register 102 Parallel Slave Port (PSP) Function 102 PORTD Register 102 PORTD Register 102 PORTD Register 102 PORTE 102 Associated Register Summary 106 Functions 104 PORTE 104 PORTE Register 104 Power-Down Mode. See Sleep. 104 Power-on Reset (POR) 26, 265 MCLR 26 Oscillator Start-up Timer (OST) 26, 265 PLL Lock Time-out 26 Power-up Timer (PWRT) 26, 265 Time-out Sequence

	Prescaler, Timer212 PRO MATE II Universal Device	28
	Programmer	25
	Program Counter	_0
	PCL Register	40
	PCLATH Register	
	PCLATU Register	
	Program Memory	
	Fast Register Stack	
	Instructions	
	Two-Word	
	Map and Stack for PIC18F248/448	
	Map and Stack for PIC18F258/458	
	PUSH and POP Instructions	
	Return Address Stack	
v.DataSheet4U.co	Return Stack Pointer (STKPTR)	
V.Dutuoneet-10.00	Slack Full/Undernow Resels	
	Top-of-Stack Access	38
	Program Verification and	
	Code Protection2	76
	Associated Registers Summary2	76
	Configuration Register Protection2	79
	Data EEPROM Code Protection2	79
	Program Memory Code Protection2	
	Programming, Device Instructions	
	PUSH	
	PWM (CCP Module)	
	CCPR1H:CCPR1L Registers	
	Duty Cycle	
	Example Frequencies/Resolutions	
	Period12	28
	Registers Associated with	~~
	PWM and Timer212	
	Setup for PWM Operation 12	
	TMR2 to PR2 Match 117, 12	
	PWM (ECCP Module)13	
	Full-Bridge Application Example13	
	Full-Bridge Mode1	37
	Direction Change13	38
	Half-Bridge Mode13	36
	Half-Bridge Output Mode	
	Applications Example1	36
	Output Configurations1	
	Output Polarity Configuration	
	Output Relationships Diagram	
	Programmable Dead-Band Delay	
	Registers Associated with Enhanced PWM	40
	5	44
	and Timer2	
	Setup for PWM Operation	
	Standard Mode13	
	Start-up Considerations14	
	System Implementation14	40
	Q	
	Q Clock	28
	R	
	RAM. See Data Memory.	
	RCALL	11
	RCON Register	
	Significance of Status Bits vs.	
	Initialization Condition	27
	RCSTA Register	
	SPEN Bit	
	Receiver Warning	

Registers
ADCON0 (A/D Control 0) 241
ADCON1 (A/D Control 1)
BRGCON1 (Baud Rate Control 1)
BRGCON2 (Baud Rate Control 2)
BRGCON3 (Baud Rate Control 3)
CANCON (CAN Control)
CANCON (CAN Control)
CCP1CON (CCP1 Control)
CMCON (Comparator Control)
COMSTAT (CAN
Communication Status)
CONFIG1H (Configuration 1 High)
CONFIG2H (Configuration 2 High)
CONFIG2L (Configuration 2 Low)
CONFIG4L (Configuration 4 Low) 267
CONFIG5H (Configuration 5 High) 268
CONFIG5L (Configuration 5 Low) 268
CONFIG6H (Configuration 6 High) 269
CONFIG6L (Configuration 6 Low) 269
CONFIG7H (Configuration 7 High) 270
CONFIG7L (Configuration 7 Low) 270
CVRCON (Comparator Voltage
Reference Control) 255
DEVID1 (Device ID 1) 271
DEVID2 (Device ID 2) 271
ECCP1CON (ECCP1 Control) 131
ECCP1DEL (PWM Delay)
ECCPAS (Enhanced Capture/Compare/PWM
Auto-Shutdown Control) 142
EECON1 (EEPROM Control 1) 60, 67
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2)
IPR3 (Peripheral Interrupt Priority 3)
LVDCON (LVD Control) 261
LVDCON (LVD Control)
LVDCON (LVD Control) 261 OSCCON (Oscillator Control) 20 PIE1 (Peripheral Interrupt Enable 1) 85 PIE2 (Peripheral Interrupt Enable 2) 86 PIE3 (Peripheral Interrupt Enable 3) 87, 223 PIR1 (Peripheral Interrupt Request (Flag) 1) 82 PIR2 (Peripheral Interrupt Request (Flag) 2) 83 PIR3 (Peripheral Interrupt Request (Flag) 3) 84, 222 RCON (Reset Control) 58, 91 RCSTA (Receive Status and Control) 184 RXB0CON (Receive Buffer 0 Control) 210 RXB1CON (Receive Buffer 1 Control) 211 RXBnDLC (Receive Buffer n Data Length Code) 213 RXBnDm (Receive Buffer n Data Field Byte m) 214 RXBnEIDH (Receive Buffer n 214
LVDCON (LVD Control)
LVDCON (LVD Control)
LVDCON (LVD Control) 261 OSCCON (Oscillator Control) 20 PIE1 (Peripheral Interrupt Enable 1) 85 PIE2 (Peripheral Interrupt Enable 2) 86 PIE3 (Peripheral Interrupt Enable 3) 87, 223 PIR1 (Peripheral Interrupt Request (Flag) 1) 82 PIR2 (Peripheral Interrupt Request (Flag) 2) 83 PIR3 (Peripheral Interrupt Request (Flag) 3) 84, 222 RCON (Reset Control) 58, 91 RCSTA (Receive Status and Control) 184 RXB0CON (Receive Buffer 0 Control) 210 RXB1CON (Receive Buffer 1 Control) 211 RXBnDLC (Receive Buffer n 213 Data Length Code) 213 RXBnDm (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 212 RXBnEIDL (Receive Buffer n 212 RXBn
LVDCON (LVD Control) 261 OSCCON (Oscillator Control) 20 PIE1 (Peripheral Interrupt Enable 1) 85 PIE2 (Peripheral Interrupt Enable 2) 86 PIE3 (Peripheral Interrupt Enable 3) 87, 223 PIR1 (Peripheral Interrupt Request (Flag) 1) 82 PIR2 (Peripheral Interrupt Request (Flag) 2) 83 PIR3 (Peripheral Interrupt Request (Flag) 3) 84, 222 RCON (Reset Control) 58, 91 RCSTA (Receive Status and Control) 184 RXB0CON (Receive Buffer 0 Control) 210 RXB1CON (Receive Buffer 1 Control) 211 RXBnDLC (Receive Buffer n 213 Data Length Code) 214 RXBnEIDH (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 212 RXBnEIDH (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 212 RXBnEIDL (Receive Buffer n 213 RXBnEIDL (Receive Buffer n 214 RX
LVDCON (LVD Control) 261 OSCCON (Oscillator Control) 20 PIE1 (Peripheral Interrupt Enable 1) 85 PIE2 (Peripheral Interrupt Enable 2) 86 PIE3 (Peripheral Interrupt Enable 3) 87, 223 PIR1 (Peripheral Interrupt Request (Flag) 1) 82 PIR2 (Peripheral Interrupt Request (Flag) 2) 83 PIR3 (Peripheral Interrupt Request (Flag) 3) 84, 222 RCON (Reset Control) 58, 91 RCSTA (Receive Status and Control) 184 RXB0CON (Receive Buffer 0 Control) 210 RXB1CON (Receive Buffer 1 Control) 211 RXBnDLC (Receive Buffer n 213 Data Length Code) 213 RXBnDm (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 214 RXBnEIDH (Receive Buffer n 212 RXBnEIDL (Receive Buffer n 212 RXBn

Standard Identifier, Low Byte)
RXERRCNT (Receive Error Count)
RXFnEIDH (Receive Acceptance Filter n
Extended Identifier, High Byte)
RXFnEIDL (Receive Acceptance Filter n
Extended Identifier, Low Byte)
RXFnSIDH (Receive Acceptance Filter n
Standard Identifier Filter, High Byte)
RXFnSIDL (Receive Acceptance Filter n
Standard Identifier Filter, Low Byte)
RXMnEIDH (Receive Acceptance Mask n
Extended Identifier Mask, High Byte)
RXMnEIDL (Receive Acceptance Mask n
Extended Identifier Mask, Low Byte)
RXMnSIDH (Receive Acceptance Mask n
U.com Standard Identifier Mask, High Byte)
RXMnSIDL (Receive Acceptance Mask n
Standard Identifier Mask, Low Byte)
SSPCON1 (MSSP Control 1, I ² C Mode)
SSPCON1 (MSSP Control 1, SPI Mode)
SSPCON2 (MSSP Control 2, I ² C Mode)
SSPSTAT (MSSP Status, I ² C Mode)
SSPSTAT (MSSP Status, FC Mode)
Status
STKPTR (Stack Pointer)
T0CON (Timer0 Control)109
T1CON (Timer1 Control)113
T2CON (Timer2 Control)
T3CON (Timer3 Control)119
TRISE (PORTE Direction/PSP Control)105
TXBnCON (Transmit Buffer n Control)
TXBnDLC (Transmit Buffer n
Data Length Code)209
TXBnDm (Transmit Buffer n
Data Field Byte m)208
TXBnEIDH (Transmit Buffer n
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) TXBnSIDL (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) TXBnSIDL (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 211
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25 MCLR Reset During Normal Operation 25
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25 MCLR Reset During Normal Operation 25 Power-on Reset (POR)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 211 Reset 225 MCLR Reset During Normal Operation 225 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR)
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) TXBnEIDL (Transmit Buffer n Extended Identifier, Low Byte) 208 TXBNSIDH (Transmit Buffer n Standard Identifier, High Byte) 207 TXBNSIDL (Transmit Buffer n Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Buffer n Standard Identifier, Low Byte) 209 TXSTA (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) 207 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25
TXBnEIDH (Transmit Buffer n Extended Identifier, High Byte) 207 TXBnEIDL (Transmit Buffer n 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Watchdog Timer (WDT) Reset 25
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Buffer n 209 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Watchdog Timer (WDT) Reset 25 RETFIE 312
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Watchdog Timer (WDT) Reset 25 RETFIE 312 RETLW 312
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Euror Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25 Stack Full Reset 25 Stack Full Reset 25 RETFIE 312 RETTIE 312 RETURN 313
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 Programmable Brown-out Reset (PBOR) 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Stack Underflow Reset 25 RETFIE 312 RETURN 313 Revision History 385
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 Programmable Brown-out Reset (PBOR) 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Stack Underflow Reset 25 RETFIE 312 RETURN 313 Revision History 385 RLCF 313
TXBnEIDH (Transmit Buffer n 207 TXBnEIDL (Transmit Buffer n 208 TXBnSIDH (Transmit Buffer n 208 Standard Identifier, Low Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBNSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 RESET Instruction 25 Stack Full Reset 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 RETFIE 312 RETURN 313 Revision History 385 RLCF 313 RLNCF 314
TXBnEIDH (Transmit Buffer n 207 Extended Identifier, High Byte) 208 TXBnEIDL (Transmit Buffer n 208 Extended Identifier, Low Byte) 208 TXBnSIDH (Transmit Buffer n 207 Standard Identifier, High Byte) 207 TXBnSIDL (Transmit Buffer n 207 Standard Identifier, Low Byte) 207 TXERRCNT (Transmit Error Count) 209 TXSTA (Transmit Status and Control) 183 WDTCON (Watchdog Timer Control) 272 RESET 311 Reset 25, 265 MCLR Reset During Normal Operation 25 Power-on Reset (POR) 25 Programmable Brown-out Reset (PBOR) 25 Programmable Brown-out Reset (PBOR) 25 Stack Full Reset 25 Stack Full Reset 25 Stack Underflow Reset 25 Stack Underflow Reset 25 RETFIE 312 RETURN 313 Revision History 385 RLCF 313

S

SCI. See USART.
SCK Pin 143
SDI Pin
SDO Pin
Serial Clock (SCK) Pin 143
Serial Communication Interface.
See USART.
Serial Peripheral Interface. See SPI.
SETF
Slave Select (SS) Pin
Slave Select, SS Pin
SLEEP
Sleep
Sieep
Software Simulator (MPLAB SIM)
Special Event Trigger. See Compare.
Special Features of the CPU
Configuration Bits
Configuration Bits and
Device IDs
Configuration Registers 266–271
Special Function Register Map 47
Special Function Registers 44
SPI Mode
Associated Registers 151
Bus Mode Compatibility 151
Effects of a Reset 151
Master Mode 148
Master/Slave Connection 147
Registers 144
Serial Clock143
Serial Data In (SDI) Pin 143
Serial Data Out (SDO) Pin143
Slave Select 143
Slave Select Synchronization 149
Sleep Operation
SPI Clock
SSPBUF Register
SSPSR Register
SSPOV
SSPOV Status Flag
SSPSTAT Register
R/W Bit 156, 157
SUBFWB
SUBLW
SUBWF
SWAPF
т
Table Pointer Operations (table)

Table Pointer Operations (table)	68
TBLRD	319
TBLWT	320
Timer0	109
16-bit Mode Timer Reads and Writes	111
Associated Registers	111
Operation	111
Overflow Interrupt	111
Prescaler	111
Prescaler. See Prescaler, Timer0.	
Switching Prescaler Assignment	111

Time	er1		113
	16-bit Read/Write Mode		
	Associated Registers		116
	Operation		114
	Oscillator		
	Overflow Interrupt	. 113,	115
	Special Event Trigger (CCP)		
	Special Event Trigger (ECCP)		
	TMR1H Register		
	TMR1L Register		
	TMR3L Register		
Time	er2		
	Associated Registers		
	Operation		
	Postscaler. See Postscaler, Timer2.		
	PR2 Register	117	128
/w.DataSheet4U.com	Prescaler. See Prescaler, Timer2.	,	
	SSP Clock Shift	117	118
	TMR2 Register		
	TMR2 to PR2 Match Interrupt 117,		
Time	er3		
	Associated Registers		
	Operation		
	Oscillator		
	Overflow Interrupt		
	Special Event Trigger (CCP)		
	TMR3H Register		
Timi	ng Conditions		
	Load Conditions for Device		
	Timing Specifications		342
	Temperature and Voltage		
	Specifications – AC		342
Timi	ng Diagrams		
	A/D Conversion		359
	Acknowledge Sequence		
	Baud Rate Generator with		-
	Clock Arbitration		170
	BRG Reset Due to SDA Arbitration		
	During Start Condition		179
	Brown-out Reset (BOR) and		
	Low-Voltage Detect		345
	Bus Collision During a Repeated		
	Start Condition (Case 1)		180
	Bus Collision During a Repeated		
	Start Condition (Case2)		180
	Bus Collision During a Stop		
	Condition (Case 1)		181
	Bus Collision During a		
	Stop Condition (Case 2)		181
	Bus Collision During		
	Start Condition (SCL = 0)		179
	Bus Collision During		
	Start Condition (SDA Only)		178
	Bus Collision for Transmit and		
	Acknowledge		177
	Capture/Compare/PWM		
	(CCP1 and ECCP1)		347
	CLKO and I/O		
	Clock Synchronization		
	Clock/Instruction Cycle		
	External Clock		
	First Start Bit		
	Full-Bridge PWM Output		
	U		

Half-Bridge PWM Output 136
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (Reception,
7-bit Address) 175
I ² C Master Mode (Transmission,
7 or 10-bit Address)
I ² C Slave Mode (Transmission,
10-bit Address)
I ² C Slave Mode (Transmission, 7-bit Address) 159
$I^{2}C$ Slave Mode with SEN = 0 (Reception,
10-bit Address) 160
$I^{2}C$ Slave Mode with SEN = 0 (Reception,
7-bit Address) 158
$I^{2}C$ Slave Mode with SEN = 1 (Reception,
10-bit Address)
I^2C Slave Mode with SEN = 1 (Reception,
7-bit Address)
Low-Voltage Detect
Master SSP I ² C Bus Data
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PIC18F248
and PIC18F458)
Parallel Slave Port Read
Parallel Slave Port Write
PWM Direction Change
PWM Direction Change at Near
100% Duty Cycle
PWM Output
Repeated Start Condition
Reset, Watchdog Timer (WDT),
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST),
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD)
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode (with CKE = 0) 351
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode (with CKE = 0) 351
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode. 176
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 0) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode. 176 Time-out Sequence on POR w/PLL Enabled 176
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode (with CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode (with CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up 29
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode (with CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 29
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 29 State Not Tied to VDD) 28
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)345Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)166Slave Synchronization149Slow Rise Time (MCLR Tied to VDD)29SPI Master Mode148SPI Master Mode Example (CKE = 0)349SPI Master Mode (with CKE = 0)150SPI Slave Mode (with CKE = 0)150SPI Slave Mode (with CKE = 1)150SPI Slave Mode Example (CKE = 1)351SPI Slave Mode Example (CKE = 1)352Stop Condition Receive or Transmit Mode176Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)29Time-out Sequence on Power-up (MCLR Not Tied to VDD)28Case 128Case 228
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Case 1 28 Case 2 28 Time-out Sequence on Power-up 28
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT)345Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)166Slave Synchronization149Slow Rise Time (MCLR Tied to VDD)29SPI Master Mode148SPI Master Mode Example (CKE = 0)349SPI Master Mode Example (CKE = 1)350SPI Slave Mode (with CKE = 0)150SPI Slave Mode (with CKE = 1)150SPI Slave Mode Example (CKE = 1)351SPI Slave Mode Example (CKE = 1)352Stop Condition Receive or Transmit Mode176Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)29Time-out Sequence on Power-up (MCLR Not Tied to VDD)28Time-out Sequence on Power-up (MCLR Tied to VDD)28
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Time-Out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Case 1 28 Case 2 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346 Transition Between Timer1 and OSC1 (HS with PLL) 22
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346 Transition Between Timer1 and OSC1 (HS with PLL) 22 Transition Between Timer1 and 22
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346 Transition Between Timer1 and OSC1 (HS with PLL) 22 Transition Between Timer1 and OSC1 (HS, XT, LP) 21
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) 345 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 166 Slave Synchronization 149 Slow Rise Time (MCLR Tied to VDD) 29 SPI Master Mode 148 SPI Master Mode Example (CKE = 0) 349 SPI Master Mode Example (CKE = 1) 350 SPI Slave Mode (with CKE = 0) 150 SPI Slave Mode (with CKE = 1) 150 SPI Slave Mode Example (CKE = 1) 351 SPI Slave Mode Example (CKE = 1) 352 Stop Condition Receive or Transmit Mode 176 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 29 Time-out Sequence on Power-up (MCLR Not Tied to VDD) 28 Time-out Sequence on Power-up (MCLR Tied to VDD) 28 Timer0 and Timer1 External Clock 346 Transition Between Timer1 and OSC1 (HS with PLL) 22 Transition Between Timer1 and 22

Transition from OSC1 to
Timer1 Oscillator21
USART Asynchronous Reception
USART Asynchronous Transmission
USART Asynchronous Transmission
(Back to Back)190
USART Synchronous Receive
(Master/Slave)
USART Synchronous Reception
(Master Mode, SREN)
USART Synchronous Transmission
USART Synchronous Transmission
(Master/Slave)
USART Synchronous Transmission
(Through TXEN)
Wake-up from Sleep via Interrupt
Timing Diagrams and Specifications
A/D Conversion Requirements
A/D Converter Characteristics
Capture/Compare/PWM Requirements
(CCP1 and ECCP1)
CLKO and I/O Timing
Requirements
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)
Example SPI Slave Mode
Requirements (CKE = 1)
External Clock Timing Requirements
I ² C Bus Data Requirements
(Slave Mode)
I ² C Bus Start/Stop Bits Requirements
(Slave Mode)353
Master SSP I ² C Bus Data
Requirements356
Master SSP I ² C Bus Start/Stop Bits
Requirements355
Parallel Slave Port Requirements
(PIC18F248 and PIC18F458)
PLL Clock
Reset, Watchdog Timer, Oscillator
Start-up Timer, Power-up Timer,
Brown-out Reset and Low-Voltage
Detect Requirements
Timer0 and Timer1 External
Clock Requirements
USART Synchronous Receive
Requirements
USART Synchronous Transmission
Requirements
TSTFSZ
TXSTA Register
BRGH Bit

U

USART
Asynchronous Mode
Reception
Setting Up 9-Bit Mode with
Address Detect 191
Transmission
Asynchronous Reception
Asynchronous Transmission
Associated Registers
Baud Rate Generator (BRG) 185
Associated Registers
Baud Rate Error, Calculating
Baud Rate Formula 185
Baud Rates for Asynchronous Mode
(BRGH = 0)
Baud Rates for Asynchronous Mode
(BRGH = 1)
Baud Rates for Synchronous Mode
High Baud Rate Select (BRGH Bit) 185
Sampling
Serial Port Enable (SPEN) Bit 183
Synchronous Master Mode 193
Reception195
Transmission 193
Synchronous Master Reception
Associated Registers 195
Synchronous Master Transmission
Associated Registers 193
Synchronous Slave Mode196
Reception196
Transmission 196
Synchronous Slave Reception 197
Synchronous Slave Transmission
Associated Registers 197
V
Voltage Reference Specifications
W

Wake-up from Sleep	265, 274
Using Interrupts	274
Watchdog Timer (WDT)	265, 272
Associated Registers	273
Control Register	272
Postscaler	273
Programming Considerations	272
RC Oscillator	272
Time-out Period	272
WCOL 171, 17	2, 173, 176
WCOL Status Flag 171, 17	
WDT. See Watchdog Timer.	
WWW, On-Line Support	5
x	
XORLW	
XORWF	

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

www.DataSheet4U.conThe Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

	To: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
		-			
.DataSheet4U.cc		Company Address City / State / ZIP / Country Telephone: ()	FAX: ()		
	Application (optional):				
	Would you like a reply?YN				
	Device: PIC18FXX8 Literature Number: DS41159D				
	Questions:				
	1.	What are the best features of this doo	cument?		
	•				
	2.	How does this document meet your h	ardware and software development needs?		
	3.	Do you find the organization of this de	ocument easy to follow? If not, why?		
	-				
4. What additions to the document do you think would enhance		What additions to the document do ye	ou think would enhance the structure and subject?		
	-				
	5. What deletions from the document could be made without affecting the overall usefulness?				
	6.	s there any incorrect or misleading ir	nformation (what and where)?		
	•				
	7.	How would you improve this docume	nt?		
	•				

PIC18FXX8 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

ataSheet4U.com	PART NO.	X Temperature Range	/ <u>XX</u> Package	XXX Pattern	a)	pa #3	C18LF258 ckage, Ex 01.	/L 301 = Industrial temp., PLCC ended Voo limits, QTP pattern /PT = Industrial temp., TQFP	
	Device	PIC18F448/458T	(2) _; V to 5.5V ⁽¹⁾ , PIC18LF44 T ^{(2);}	158 ⁽¹⁾ , PIC18F248/258T ⁽²⁾ 8/458 ⁽¹⁾ , PIC18LF248/258 [:]	0)	package, Extended VDD limits.			
	Temperature Range	E = -40°C	°C to +85°C (Industrial) °C to +125°C (Extended)			ote 1: 2:	LF = T =	Standard Voltage Range Wide Voltage Range in tape and reel PLCC and TQFP	
	Package	PT = TQFP (Thin Quad Flatpack) L = PLCC SO = SOIC SP = Skinny Plastic DIP P = PDIP						packages only.	
	Pattern	QTP, SQTP, Cod (blank otherwise)		quirements					



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.DataSheet4 http:\\support.microchip.com Web Address: www.microchip.com

> Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

> Boston Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou Tel: 86-591-750-3506 Fax: 86-591-750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8632 Fax: 91-11-5160-8632

Japan - Kanagawa Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Ballerup Tel: 45-4420-9895 Fax: 45-4420-9910

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

09/27/04

© 2004 Microchip Technology Inc.