



DUAL 4-INPUT EXPANDER
FOR
"AND-OR-INVERT" GATES

MC2106 • MC2156
MC2006 • MC2056



This device consists of two independent 4-input AND gates. The outputs of each gate are made available as ORing nodes. Using the MC2102 series and the MC2106 series with any one of the basic expandable gates, up to 10 AND gates can be ORed together.



Total Power Dissipation = 14 mW typ/Pkg.

Propagation Delay Times:

$\Delta t_{pd} = +1.0$ ns typ

When added to the expandable AND-OR-INVERT gates.


$\Delta t_{pd}/pF = +0.7$ ns/pF typ
Caused by additional capacitance at expansion points.

TYPE NO.	INPUT LOADING FACTOR	(I _F)	TEMPERATURE RANGE
MC2106 MC2156	1	-2.0 mA	-55°C to +125°C
MC2006 MC2056	1	-2.5 mA	0°C to +75°C

Full output loading factor of the expandable gate is maintained.


APPLICATION: EXPANDABLE 2-WIDE 4-INPUT, "AND-OR-INVERT" GATE WITH A DUAL 4-INPUT EXPANDER CONNECTED.

V_{CE}, V_{OH} TEST CIRCUIT



POSITIVE LOGIC


$$12 = \underbrace{(1 \cdot 1 \cdot 2 \cdot 3) + (5 \cdot 6 \cdot 7 \cdot 8)}_{\text{EXPANDABLE GATE}} + \underbrace{(5 \cdot 6 \cdot 7 \cdot 8) + (14 \cdot 1 \cdot 2 \cdot 3)}_{\text{EXPANDER}}$$



www.DataSheet4U.com

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one expander. The other expander is tested in a similar manner. Further, test procedures are shown for only one input of the expander being tested. To complete testing, sequence through remaining inputs.



@ Test Temperature

-55°C

+25°C

+125°C

0°C

+25°C

+75°C

MC2106, MC2156

MC2006, MC2056

Characteristic	Symbol	Pin Under Test	TEST LIMITS												TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:											
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		I _m	V _R	V _{E1}	V _{E2}	V _{E3}	V _{m1}	V _{m0}	V _{out}	V _{CE}	V _{CMH}	V _{CC}	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max												Min
Input																										
Forward Current	I _F	1	-2.0	-2.0	-2.0	-2.0	-2.0	-2.0	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5	-2.5
Leakage Current	I _R	1	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100
Inverse Beta Current	I _L	1	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100	100
Breakdown Voltage	BV _{in(0)}	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	
	BV _{in(1)}	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	
Output																										
Output Voltage	V _{OH}	12	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	
	V _{CE}	12	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	
Leakage Current	I _{OL}	12	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250	250
Power Requirements (Total Device)																										
Maximum Power Supply Current	I _{OH}	4	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	7.0	
Power Supply Drain	I _{OL}	4	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	
	I _{OL}	4	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	4.25	

* Indicated pins tied to V_{CC} thru 800 ohms - 1.0⁷ resistor.
 ** Indicated pins tied to V_{OH} thru 800 ohms - 1.0⁷ resistor.
 † Ground inputs to gate not under test during ALL tests, unless otherwise noted.
 ‡ The inputs of both gates must be ungrounded.
 § V_{CE} is referenced to the emitter voltage. (Pin 13). The other gate is referenced to (Pin 9).
 ¶ Pin 8 ties to Pin 13. Pin 12 ties to Pin 11.

Pin-out and Package Information

Table 3-4 DSP56001A Identification by Signal Name (Continued)

Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.
\overline{WT}	45	L13	nc	103	
X/\overline{Y}	48	N13	nc	107	
XTAL	126	A6	nc	110	
nc	3		nc	116	
nc	4		nc	117	
nc	7		nc	122	
nc	17		nc	125	
nc	18		nc	132	
nc	21				

Power and ground pins have special considerations for noise immunity. See the section **Design Considerations**.

Table 3-5 DSP56001A Power Supply Pins

132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Power Supply	Circuit Supplied
63	L8	VCCN	Address Bus Buffers
64			
55	L6	GNDN	
56	L9		
73			
74			