

© 1995 National Semiconductor Corporation TL/F/9793

RRD-B30M115/Printed in U. S. A.

## 9328/DM9328 Dual 8-Bit Shift Register

DataShe

DataSheet4U.com

www.DataSheet4U.com

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Military			Commercia	al	Units
Cymbol	i arameter	Min	Nom	Мах	Min	Nom	Мах	Onito
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Output Current			16			16	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW D <sub>n</sub> to CP	20 20			20 20			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW D <sub>n</sub> to CP	0 0			0 0			ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse Width HIGH or LOW	25 25			25 25			ns
t <sub>w</sub> (L)	MR Pulse Width with CP HIGH	30			30			ns
t <sub>w</sub> (L)	MR Pulse Width with CP LOW	40			40			ns
t <sub>rec</sub>	Recovery Time MR to CP	33	DataSI	neet4U.d	:on <b>3</b> 3			ns

## **Electrical Characteristics**

Over Recommended Operating Free Air Temperature Range (Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min$ , $I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = Min$ , $I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		v
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min$ , $I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	V
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$ MR, D <sub>n</sub> Inputs			40	
		CP Inputs			60	μA
		S Inputs			80	
		CP (COM) Inputs			120	
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$ MR, D <sub>n</sub> Inputs			-1.6	
		CP Inputs			-2.4	mA
		S Inputs			-3.2	
		CP (COM) Input			-4.8	

2

DataShe

Symbol	Parameter	meter Condition		Min	Typ (Note 1)	Мах	Units
los	Short Circuit	V <sub>CC</sub> = Max (Note 2)	MIL	-20		-70	mA
	Output Current		COMM	-20		-70	
Icc	Supply Current	V <sub>CC</sub> = Max				77	mA
	ng Characteri DV, T <sub>A</sub> = +25°C (See		forms and load c	<u> </u>			
	ng Characteri DV, T <sub>A</sub> = +25°C (See	stics	forms and load c	C <sub>L</sub> =	= 15 pF = 400Ω		Units
$V_{\rm CC} = +5.0$	ng Characteri DV, T <sub>A</sub> = +25°C (See	stics Section 1 for wave	forms and load c	C <sub>L</sub> =			Units
$V_{\rm CC} = +5.0$	ng Characteri DV, T <sub>A</sub> = +25°C (See	stics Section 1 for wave		C <sub>L</sub> = R <sub>L</sub> =	400Ω		<b>Units</b> MHz
/ <sub>CC</sub> = +5.0 Symbo	ng Characteri DV, T <sub>A</sub> = +25°C (See	StiCS Section 1 for waves Parameter		C <sub>L</sub> = R <sub>L</sub> = Min	400Ω		MHz
/ <sub>CC</sub> = +5. Symbo	ng Characteri DV, T <sub>A</sub> = +25°C (See I Maxim Propa	Stics Section 1 for wavef Parameter		C <sub>L</sub> = R <sub>L</sub> = Min	400Ω Max		

## **Functional Description**

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-High Sheet4U.com transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal.

Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

Serial data in:  $S_D = SD0 + SD1$ 

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.

J.com Shift Select Table

 2111	31111	Select	able
	INPUTS	OUTPUT	
s	D0	D1	Q7 (t <sub>n + 8</sub> )
L	L	х	L
L	Н	Х	н
Н	Х	L	L
н	Х	н	н


H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial

n + 8 = indicates state after eight clock pulse

DataShe

et4U.com





DataShee

DataSheet4U.com

et4U.com

