

## Low voltage CMOS 16-bit bus buffer (3-state non inverter) with 3.6 V tolerant inputs and outputs

FLAT-48  
The upper metallic lid  
is internally connected to  
ground



### Features

- 1.65 to 3.6 V inputs and outputs
- High speed:
  - $t_{PD} = 3.4 \text{ ns}$  at  $V_{CC} = 3.0$  to  $3.6 \text{ V}$
  - $t_{PD} = 3.8 \text{ ns}$  at  $V_{CC} = 2.3$  to  $2.7 \text{ V}$
- Power down protection on inputs and outputs
- Symmetrical output impedance:
  - $|I_{OH}| = I_{OL} = 12 \text{ mA (min.)}$  at  $V_{CC} = 3.0 \text{ V}$
  - $|I_{OH}| = I_{OL} = 8 \text{ mA (min.)}$  at  $V_{CC} = 2.3 \text{ V}$
- $26 \Omega$  series resistors in outputs
- Operating voltage range:
  - $V_{CC(Opr)} = 1.65 \text{ V to } 3.6 \text{ V}$
- Pin and function compatible with 54 series H162244
- Bus hold provided on data inputs
- Cold spare function
- Latch-up performance exceeds 300 mA (JESD 17)
- ESD performance:
  - $HBM > 2000 \text{ V}$  (Mil Std 883 Method 3015);  $MM > 200 \text{ V}$
- 300 krad Mil1019.6 condition A, (RHA QML qualification extension undergone)
- No SEL, no SEU and no SET under 110 MeV/cm<sup>2</sup>/mg LET heavy ions irradiation
- QML qualified product
- SMD 5962-05210
- 100 mV typical input hysteresis

Product status link


[54VCXH162244](#)

### Description

The **54VCXH162244** is a low voltage CMOS 16-bit bus buffer (non inverted) fabricated with submicron silicon gate and five-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and very high speed 1.65 to 3.6 V applications; it can be interfaced to 3.6 V signal environment for both inputs and outputs. Any nG output control governs four BUS buffers. Output enable input (nG) tied together gives full 16-bit operation. When nG is low, the outputs are on. When nG is high, the output are in high impedance state. This device is designed to be used with 3-state memory address drivers, etc. Bus hold on data inputs is provided in order to eliminate the need for external pull-up or pull-down resistor. The device circuits is including  $26 \Omega$  series resistance in the outputs. These resistors permit to reduce line noise in high speed applications. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2 kV ESD immunity and transient excess voltage.


# 1 Logic symbols and I/O equivalent circuit

Figure 1. IEC logic symbols




LC13550

Figure 2. Input and output equivalent circuit



## 2 Pin settings

### 2.1 Pin connection

**Figure 3. Pin connection (top through view)**


## 2.2 Pin description

**Table 1. Pin description**

Pin	Symbol	Name and function
1	$1\bar{G}$	Output enable input
2, 3, 5, 6	1Y1 to 1Y4	Data outputs
8, 9, 11, 12	2Y1 to 2Y4	Data outputs
13, 14, 16, 17	3Y1 to 3Y4	Data outputs
19, 20, 22, 23	4Y1 to 4Y4	Data outputs
24	$4\bar{G}$	Output enable input
25	$3\bar{G}$	Output enable input
30, 29, 27, 26	4A1 to 4A4	Data outputs
36, 35, 33, 32	3A1 to 3A4	Data outputs
41, 40, 38, 37	2A1 to 2A4	Data outputs
47, 46, 44, 43	1A1 to 1A4	Data outputs
48	$2\bar{G}$	Output enable input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0 V)
7, 18, 31, 42	VCC	Positive supply voltage

## 2.3 Truth table

**Table 2. Truth table**

Inputs		Outputs
G	An	Yn
L	L	L
L	H	H
H	X	Z

X = do not care; Z = high impedance

### 3 Maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	-0.5 to +4.6	V
$V_I$	DC input voltage	-0.5 to +4.6	V
$V_O$	DC output voltage (OFF-state) <sup>(1)</sup>	-0.5 to +4.6	V
$V_O$	DC output voltage (high or low-state)	-0.5 to $V_{CC} + 0.5$	V
$I_{IK}$	DC input diode current	-50	mA
$I_{OK}$	DC output diode current <sup>(2)</sup>	-50	mA
$I_O$	DC output current	$\pm 50$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or ground current per supply pin	$\pm 100$	mA
$P_D$	Power dissipation	400	mW
$T_{stg}$	Storage temperature	-65 to +150	°C
$T_L$	Lead temperature (10 s)	260	°C
$R_{thjc}$	Thermal resistance junction-to-case <sup>(3)</sup>	22	°C/W
ESD	HBM: human body model <sup>(4)</sup>	2	kV

- $I_O$  absolute maximum rating must be observed.
- $V_O < GND$ ,  $V_O > V_{CC}$ .
- Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
- )Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k $\Omega$  resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

### 3.1 Recommended conditions

**Table 4. Recommended operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	1.8 to 3.6	V
$V_I$	Input voltage	-0.3 to 3.6	V
$V_O$	Output voltage (OFF-state)	0 to 3.6	V
$V_O$	Output voltage (high or low-state)	0 to $V_{CC}$	V
$I_{OH}, I_{OL}$	High or low level output current ( $V_{CC} = 3.0$ to $3.6$ V)	$\pm 12$	mA
$I_{OH}, I_{OL}$	High or low level output current ( $V_{CC} = 2.3$ to $2.7$ V)	$\pm 8$	mA
$T_{op}$	Operating temperature	-55 to 125	$^{\circ}C$
dt/dv	Input rise and fall time <sup>(1)</sup>	0 to 10	ns/V

1.  $V_{IN}$  from 0.8 V to 2 V at  $V_{CC} = 3.0$  V.

## 4 Electrical characteristics

**Table 5. DC specifications**

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		-55 to 125 °C		
				Min.	Max.	
V <sub>IH</sub>	High level input voltage	2.7 to 3.6		2.0		V
V <sub>IL</sub>	Low level input voltage				0.8	
V <sub>OH</sub>	High level output voltage	2.7 to 3.6	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2		V
		2.7	I <sub>O</sub> = -6 mA	2.2		
		3.0	I <sub>O</sub> = -8 mA	2.4		
			I <sub>O</sub> = -12 mA	2.2		
V <sub>OL</sub>	Low level output voltage	2.7 to 3.6	I <sub>O</sub> = 100 μA		0.2	V
		2.7	I <sub>O</sub> = 6 mA		0.4	
		3	I <sub>O</sub> = 8 mA		0.5	
			I <sub>O</sub> = 12 mA		0.8	
I <sub>I</sub>	Input leakage current	2.7 to 3.6	V <sub>I</sub> = V <sub>CC</sub> or GND		±5	μA
I <sub>I(HOLD)</sub>	Input hold current	3	V <sub>I</sub> = 0.8 V	75		μA
			V <sub>I</sub> = 2 V	-75		
		3.6	V <sub>I</sub> = 0 to 3.6 V		±500	
I <sub>off</sub>	Power off leakage current	0	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V		10	μA
I <sub>OZ</sub>	High impedance output leakage current	2.7 to 3.6	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 0 to 3.6 V		±10	μA
I <sub>CC</sub>	Quiescent supply current	2.7 to 3.6	V <sub>I</sub> = V <sub>CC</sub> or GND		20	μA
			V <sub>I</sub> or V <sub>O</sub> = V <sub>CC</sub> to 3.6 V		±20	μA
ΔI <sub>CC</sub>	I <sub>CC</sub> incr. per input	2.7 to 3.6	V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V		750	μA

**Table 6. DC specifications**

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		-55 to 125 °C		
				Min.	Max.	
V <sub>IH</sub>	High level input voltage	2.3 to 2.7		1.6		V
V <sub>IL</sub>	Low level input voltage				0.7	
V <sub>OH</sub>	High level output voltage	2.3 to 2.7	I <sub>O</sub> = -100 μA	V <sub>CC</sub> -0.2		V
		2.3	I <sub>O</sub> = -4 mA	2.0		
			I <sub>O</sub> = -6 mA	1.8		
			I <sub>O</sub> = -8 mA	1.7		



Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		-55 to 125 °C		
				Min.	Max.	
V <sub>OL</sub>	Low level output voltage	2.3 to 2.7	I <sub>O</sub> = 100 μA		0.2	V
		2.3	I <sub>O</sub> = 6 mA		0.4	
		3	I <sub>O</sub> = 8 mA		0.6	
I <sub>I</sub>	Input leakage current	2.3 to 2.7	V <sub>I</sub> = V <sub>CC</sub> or GND		±5	μA
I <sub>I(HOLD)</sub>	Input hold current	2.3	V <sub>I</sub> = 0.7 V	45		μA
			V <sub>I</sub> = 1.7 V	-45		
I <sub>off</sub>	Power off leakage current	0	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V		10	μA
I <sub>OZ</sub>	High impedance output leakage current	2.3 to 2.7	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 0 to 3.6 V		±10	μA
I <sub>CC</sub>	Quiescent supply current	2.3 to 2.7	V <sub>I</sub> = V <sub>CC</sub> or GND		20	μA
			V <sub>I</sub> or V <sub>O</sub> = V <sub>CC</sub> to 3.6 V		±20	

**Table 7. Dynamic switching characteristics (T<sub>A</sub> = 25 °C, input t<sub>r</sub> = t<sub>f</sub> = 2.0 ns, C<sub>L</sub> = 30 pF, R<sub>L</sub> = 500 Ω)**

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		
V <sub>OLP</sub>	Dynamic low voltage quiet output <sup>(1)(2)</sup>	2.5	V <sub>IL</sub> = 0 V, V <sub>IH</sub> = V <sub>CC</sub>	0.25		V
		3.3		0.35		
V <sub>OL</sub>	Dynamic low voltage quiet output <sup>(1),(2)</sup>	2.5	V <sub>IL</sub> = 0 V, V <sub>IH</sub> = V <sub>CC</sub>	-0.25		V
		3.3		-0.35		
V <sub>OHV</sub>	Dynamic high voltage quiet output <sup>(2)(3)</sup>	2.5	V <sub>IL</sub> = 0 V, V <sub>IH</sub> = V <sub>CC</sub>	2.05		V
		3.3		2.65		

1. Number of outputs defined as "n". Measured with "n-1" output switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.
2. Parameters guaranteed by design.
3. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the HIGH state.

**Table 8. AC electrical characteristics (C<sub>L</sub> = 30 pF, R<sub>L</sub> = 500 Ω, Input t<sub>r</sub> = t<sub>f</sub> = 2.0 ns)**

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		-55 to 125 °C		
				Min.	Max.	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	2.3 to 2.7		1.0	5.2	ns
		3.0 to 3.6		0.8	5.0	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output enable time	2.3 to 2.7		1.0	5.8	ns
		3.0 to 3.6		0.8	4.2	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output disable time	2.3 to 2.7		1.0	4.5	ns
		3.0 to 3.6		0.8	4.0	

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		-55 to 125 °C		
				Min.	Max.	
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to output skew time <sup>(1) (2)</sup>	2.3 to 2.7			0.5	ns
		3.0 to 3.6			0.5	


- Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|).
- Parameter guaranteed by design.

**Table 9. Capacitive characteristics**

Symbol	Parameter	Test conditions		Value		Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		
C <sub>IN</sub>	Input capacitance	2.5 or 3.3	V <sub>IN</sub> = 0 or V <sub>CC</sub>	6		pF
C <sub>OUT</sub>	Output capacitance	2.5 or 3.3	f <sub>IN</sub> = 10 MHz	7		pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup>	2.5 or 3.3	V <sub>IN</sub> = 0 or V <sub>CC</sub>	20		pF

- CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to test circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$  (per circuit).

## 5 Test circuit

**Figure 4. Application circuit**

**Table 10. Test circuit**

Test	Switch
$t_{PLH}$ , $t_{PHL}$	Open
$t_{PZL}$ , $t_{PLZ}$ ( $V_{CC} = 3.0$ to $3.6$ V)	6 V
$t_{PZL}$ , $t_{PLZ}$ ( $V_{CC} = 2.3$ to $2.7$ V)	$2 V_{CC}$
$t_{PZH}$ , $t_{PHZ}$	GND

$C_L = 10/30$  pF or equivalent (includes jig and probe capacitance)

$R_L = R_1 = 500 \Omega$  or equivalent

$R_T = Z_{OUT}$  of pulse generator (typically  $50 \Omega$ )

## 6 Waveforms

**Table 11. Waveform symbol value**

Symbol	$V_{CC}$	
	3.0 to 3.6 V	2.3 to 2.7 V
$V_{IH}$	2.7 V	$V_{CC}$
$V_M$	1.5 V	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3 V$	$V_{OL} + 0.15 V$
$V_Y$	$V_{OH} - 0.3 V$	$V_{OH} - 0.15 V$



**Figure 5. Waveform - propagation delay ( $f = 1 \text{ MHz}$ ; 50% duty cycle)**


Figure 6. Waveform - output enable and disable time (f = 1 MHz; 50% duty cycle)




## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 7.1 FLAT-48 package information

Figure 7. FLAT-48 package outline



Note: The upper metallic lid is internally connected to ground

Table 12. FLAT-48 package mechanical data

Symbol	mm			Inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.18	2.47	2.72	.086	.097	.107
b	0.20	0.254	0.30	.008	.010	.012
c	0.12	0.15	0.18	.005	.006	.007
D	15.57	15.75	15.92	.613	.620	.627
E	9.52	9.65	9.78	.375	.380	.385
E2	6.22	6.35	6.48	.245	.250	.255
E3	1.52	1.65	1.78	.060	.065	.070
e		0.635			.025	
f		0.20			.008	
L	6.85	8.38	9.40	.270	.330	.370
Q	0.66	0.79	0.92	.026	.031	.036
S1	0.25	0.43	0.61	.010	.017	.024

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 8 Ordering information

Order code	SMD <sup>(1)</sup>	Qualification level	Mass	Package	Lead finish	Marking <sup>(2)</sup>	Packing
RHFXH162244K1	-	Engineering model	1.5 g	Flat-48	Gold	RHFXH162244K1	Conductive strip pack
RHFXH162244K03V	5962F05210	QML-V Flight				5962F0521002VXC	

1. Standard microcircuit drawing

2. Specific marking only. Complete marking includes the following:

- ST logo
- Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
- Country of origin (FR = France)

### Other information

#### Date code:

The date code is structured as engineering model: EM xyywwz

Where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

#### Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

**Table 13. Product documentation**

Quality level	Item
Engineering model	Certificate of conformance including : Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference to ST datasheet Reference to TN1181 on engineering models ST Rennes assembly lot ID



Quality level	Item
QML-V Flight	Certificate of Conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Group C reference Group D reference Reference to the applicable SMD ST Rennes assembly lot ID
	Quality control inspection (groups A, B, C, D, E)
	Screening electrical data in/out summary
	Precap report
	PIND (particle impact noise detection) test
	SEM (scanning electronic microscope) inspection report
	X-ray plates

## Revision history

**Table 14. Document revision history**

Date	Version	Changes
09-Jul-2004	1	Initial release.
17-May-2005	2	SMD qualified
19-Jun-2006	3	300 krad bullet updated, new template, mechanical data updated
11-Apr-2007	4	Updated cover page features
30-Jul-2007	5	Typo in Table 12 on page 14
17-Sep-2008	6	Updated cover page
09-Jan-2009	7	Updated cover page
23-Sep-2009	8	Updated Table 13 on page 16
29-Jul-2011	9	Added Note: on page 15 and in the "Pin connections" diagram on the cover page.
11-Jun-2019	10	Updated cover image, <a href="#">Section 7.1 FLAT-48 package information</a> and <a href="#">Section 8 Ordering information</a> .

## Contents

<b>1</b>	<b>Logic symbols and I/O equivalent circuit</b>	<b>2</b>
<b>2</b>	<b>Pin settings</b>	<b>4</b>
<b>2.1</b>	Pin connection	4
<b>2.2</b>	Pin description	4
<b>2.3</b>	Truth table	5
<b>3</b>	<b>Maximum ratings</b>	<b>6</b>
<b>3.1</b>	Recommended conditions	7
<b>4</b>	<b>Electrical characteristics</b>	<b>8</b>
<b>5</b>	<b>Test circuit</b>	<b>11</b>
<b>6</b>	<b>Waveforms</b>	<b>12</b>
<b>7</b>	<b>Package information</b>	<b>14</b>
<b>7.1</b>	FLAT-48 package information	14
<b>8</b>	<b>Ordering information</b>	<b>16</b>
	<b>Revision history</b>	<b>18</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	5
<b>Table 2.</b>	Truth table . . . . .	5
<b>Table 3.</b>	Absolute maximum ratings . . . . .	6
<b>Table 4.</b>	Recommended operating conditions . . . . .	7
<b>Table 5.</b>	DC specifications . . . . .	8
<b>Table 6.</b>	DC specifications . . . . .	8
<b>Table 7.</b>	Dynamic switching characteristics ( $T_A = 25\text{ }^\circ\text{C}$ , input $t_r = t_f = 2.0\text{ ns}$ , $C_L = 30\text{ pF}$ , $R_L = 500\text{ }\Omega$ ) . . . . .	9
<b>Table 8.</b>	AC electrical characteristics ( $C_L = 30\text{ pF}$ , $R_L = 500\text{ }\Omega$ , Input $t_r = t_f = 2.0\text{ ns}$ ) . . . . .	9
<b>Table 9.</b>	Capacitive characteristics . . . . .	10
<b>Table 10.</b>	Test circuit . . . . .	11
<b>Table 11.</b>	Waveform symbol value . . . . .	12
<b>Table 12.</b>	FLAT-48 package mechanical data . . . . .	15
<b>Table 13.</b>	Product documentation . . . . .	16
<b>Table 14.</b>	Document revision history . . . . .	18

## List of figures

<b>Figure 1.</b>	IEC logic symbols . . . . .	2
<b>Figure 2.</b>	Input and output equivalent circuit . . . . .	3
<b>Figure 3.</b>	Pin connection (top through view) . . . . .	4
<b>Figure 4.</b>	Application circuit . . . . .	11
<b>Figure 5.</b>	Waveform - propagation delay (f = 1 MHz; 50% duty cycle) . . . . .	12
<b>Figure 6.</b>	Waveform - output enable and disable time (f = 1 MHz; 50% duty cycle) . . . . .	13
<b>Figure 7.</b>	FLAT-48 package outline . . . . .	14

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved