

54VCXHR162245


LOW VOLTAGE CMOS 16-BIT BUS TRANSCEIVER (3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS

- 3.6V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED IN BOTH A, B OUTPUTS: $t_{PD} = 3.4 \text{ ns (MAX.)}$ at $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$ $t_{PD} = 4.3 \text{ ns (MAX.)}$ at $V_{CC} = 2.3 \text{ to } 2.7 \text{V}$
- SYMMETRICAL IMPEDANCE OUTPUTS: $|I_{OH}| = I_{OL} = 12\text{mA}$ (MIN) at $V_{CC} = 3.0\text{V}$ $|I_{OH}| = I_{OL} = 8\text{mA}$ (MIN) at $V_{CC} = 2.3\text{V}$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- 26Ω SERIE RESISTORS IN BOTH A AND B PORT OUTPUTS
- OPERATING VOLTAGE RANGE:
 V_{CC}(OPR) = 2.3V to 3.6V
- PIN AND FUNCTION COMPATIBLE WITH 54 SERIES HR162245
- BUS HOLD PROVIDED ON BOTH SIDES
- LATCH-UP PERFORMANCE EXCEEDS 300mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V
- 100 Krad mil. 1019.6 (RHA QUAL) CONDITION A
- NO SEL, NO SEU UNDER 72 Mev/cm²/mg LET HEAVY IONS IRRADIATION
- PRODUCT UNDER QML-V QUALIFICATION

DESCRIPTION


The 54VCXHR162245 is a low voltage CMOS 16 BIT BUS TRANSCEIVER (3-STATE) fabricated with sub-micron silicon gate and five-layer metal wiring C²MOS technology. It is ideal for low power and very high speed 2.3 to 3.6V applications; it can be interfaced to 3.6V signal environment for both inputs and outputs.

This IC is intended for two-way asynchronous communication between data buses; the direction of data transmission is determined by DIR input. The two enable inputs $n\overline{G}$ can be used to disable the device so that the buses are effectively isolated. The device circuits is including 26Ω series resistance in the A and B port outputs. These resistors permit to reduce line noise in high speed applications. Bus hold on data inputs is provided in order to eliminate the need for external pull-up or pull-down resistor.



All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW.

PIN CONNECTION



July 2004 1/11

Table 1: Ordering Codes

PACKAGE	SOLDER DIPPING FLYING MODEL		ENGINEERING	
PACKAGE	SOLDER DIFFING	QML-V	QML-Q	MODEL
FPC-48	GOLD	DHDYHD1622/5K01\/	RHRXHR162245K01Q	RHRXHR162245K1
FFC-40	GOLD	KHKAHK 102243KUTV	KIIKAIIK 102245KU IQ	RHRXHR162245K2 (*)
FPC-48	SOLDER	RHRXHR162245K02V	RHRXHR162245K02Q	

^(*) EM with 48 hours Burn-In

Figure 1: Input And Output Equivalent Circuit




Table 2: Pin Description

PIN N°	SYMBOL	NAME AND FUNCTION
1	1DIR	Directional Control
2, 3, 5, 6, 8, 9, 11, 12	1B1 to 1B8	Data Inputs/Outputs
13, 14, 16, 17, 19, 20, 22, 23	2B1 to 2B8	Data Inputs/Outputs
24	2DIR	Directional Control
25	2G	Output Enable Input
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data Inputs/Outputs
47, 46, 44, 43, 41, 40, 38, 38	1A1 to 1A8	Data Inputs/Outputs
48	1G	Output Enable Input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive Supply Voltage

Table 3: Truth Table

INP	UTS	FUNCTION		OUTPUT
G	DIR	A BUS	B BUS	Yn
L	L	OUTPUT	INPUT	A = B
L	Η	INPUT	OUTPUT	B = A
Н	Χ	Z	Z	Z

X : Don't Care Z : High Impedance

Figure 2: IEC Logic Symbols




Table 4: Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +4.6	V
V _I	DC Input Voltage	-0.5 to +4.6	V
Vo	DC Output Voltage (OFF State)	-0.5 to +4.6	V
Vo	DC Output Voltage (High or Low State) (note 1)	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	- 50	mA
I _{OK}	DC Output Diode Current (note 2)	- 50	mA
Io	DC Output Current	± 50	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per Supply Pin	± 100	mA
P _D	Power Dissipation	400	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

Table 5: Recommended Operating Conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2.3 to 3.6	V
V _I	Input Voltage	-0.3 to 3.6	V
Vo	Output Voltage (OFF State)	0 to 3.6	V
Vo	Output Voltage (High or Low State)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 3.0 to 3.6V)	± 12	mA
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 2.3 to 2.7V)	± 8	mA
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 1)	0 to 10	ns/V

¹⁾ V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

¹⁾ I_O absolute maximum rating must be observed 2) V_O < GND, V_O > V_{CC}

Table 6: DC Specifications (2.7V < $V_{CC} \le 3.6V$ unless otherwise specified)

			Test Condition		Value		
Symbol	Parameter	V _{CC}		-55 to	125 °C	Unit	
		(V)		Min.	Max.	1	
V _{IH}	High Level Input Voltage	0.74-0.0		2.0		.,	
V _{IL}	Low Level Input Voltage	2.7 to 3.6			0.8	V	
V _{OH}	High Level Output	2.7 to 3.6	I _O =-100 μA	V _{CC} -0.2			
	Voltage	2.7	I _O =-6 mA	2.2		V	
		3.0	I _O =-8 mA	2.4		V	
		3.0	I _O =-12 mA	2.2			
V _{OL}	Low Level Output Voltage	2.7 to 3.6	I _O =100 μA		0.2		
		2.7	I _O =6 mA		0.4	V	
		2.0	I _O =8 mA		0.55] V	
		3.0	I _O =12 mA		0.8		
I _I	Input Leakage Current	2.7 to 3.6	V _I = 0 to 3.6V		± 5	μΑ	
I _{I(HOLD)}	Input Hold Current	3.0	V _I = 0.8V	75			
		3.0	V _I = 2V	-75		μΑ	
		3.6	$V_{I} = 0 \text{ to } 3.6V$		± 500		
I _{off}	Power Off Leakage Current	0	V_I or $V_O = 0$ to 3.6V		10	μА	
I _{OZ}	High Impedance Output Leakage Current	2.7 to 3.6	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = 0 \text{ to } 3.6 \text{V}$		± 10	μА	
I _{CC}	Quiescent Supply Current	0.74-0.0	$V_I = V_{CC}$ or GND		20		
	2.7 to 3.6	V_I or $V_O = V_{CC}$ to 3.6V		± 20	μΑ		
ΔI_{CC}	I _{CC} incr. per Input	2.7 to 3.6	$V_{IH} = V_{CC} - 0.6V$		750	μΑ	

Table 7: DC Specifications (2.3V < $V_{CC} \le 2.7V$ unless otherwise specified)

		Test Condition		Val	lue	
Symbol	Parameter	V _{CC}		-55 to 125 °C		Unit
		(V)		Min.	Max.	
V _{IH}	High Level Input Voltage	2.2 to 2.7		1.6		V
V _{IL}	Low Level Input Voltage	2.3 to 2.7			0.7	V
V _{OH}	High Level Output	2.3 to 2.7	I _O =-100 μA	V _{CC} -0.2		
	Voltage		I _O =-4 mA	2.0		V
		2.3	I _O =-6 mA	1.8		V
			I _O =-8 mA	1.7		
V _{OL}	Low Level Output Voltage	2.3 to 2.7	I _O =100 μA		0.2	
		2.3	I _O =6 mA		0.4	V
		2.3	I _O =8 mA		0.6	
II	Input Leakage Current	2.3 to 2.7	$V_1 = 0 \text{ to } 3.6V$		± 5	μΑ
I _{I(HOLD)}	Input Hold Current	2.3	V _I = 0.7V	45		^
		2.3	V _I = 1.7V	-45		μΑ
I _{off}	Power Off Leakage Current	0	V_I or $V_O = 0$ to 3.6V		10	μΑ
I _{OZ}	High Impedance Output Leakage Current	2.3 to 2.7	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = 0 \text{ to } 3.6 \text{V}$		± 10	μΑ
I _{cc}	Quiescent Supply Current	0.240.0.7	$V_I = V_{CC}$ or GND		20	^
		2.3 to 2.7	V_I or $V_O = V_{CC}$ to 3.6V		± 20	μΑ

Table 8: Dynamic Switching Characteristics ($T_a = 25$ °C, Input $t_f = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500\Omega$)

		Tes	st Condition		Value		
Symbol	Parameter	v _{cc}		-	Γ _A = 25 °C	;	Unit
		(V)		Min.	Тур.	Max.	
V _{OLP}	Dynamic Peak Low Voltage	2.5	$V_{IL} = 0V$		0.25		V
	Quiet Output (note 1, 3)	3.3	$V_{IH} = V_{CC}$		0.35		V
V _{OLV}	Dynamic Valley Low Voltage	2.5	$V_{IL} = 0V$		-0.25		V
	Quiet Output (note 1, 3)	3.3	$V_{IH} = V_{CC}$		-0.35		V
V _{OHV}	Dynamic Valley High Voltage	2.5	$V_{IL} = 0V$		2.05		V
	Quiet Output (note 2, 3)	3.3	$V_{IH} = V_{CC}$		2.65		V

¹⁾ Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

2) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the HIGH state.

³⁾ Parameters guaranteed by design.

Table 9: AC Electrical Characteristics (C_L = 30pF, R_L = 500Ω , Input t_f = t_f = 2.0ns)

		Test (Condition	Value		
Symbol	Symbol Parameter V _{CC}			-55 to 125 °C		Unit
		(V)	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay Time	2.3 to 2.7		1.0	4.9	
		3.0 to 3.6		0.8	4.0	ns
t _{PZL} t _{PZH}	Output Enable Time	2.3 to 2.7		1.0	6.8	nc
		3.0 to 3.6		8.0	4.8	ns
t _{PLZ} t _{PHZ}	Output Disable Time	2.3 to 2.7		1.0	5.7	20
		3.0 to 3.6		0.8	7.0	ns
toslh toshl	Output To Output Skew	2.3 to 2.7			0.5	ns
	Time (note1, 2)	3.0 to 3.6			0.5	115


¹⁾ Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t_{OSLH} = | t_{PLHm} - t_{PLHn}|, t_{OSHL} = | t_{PHLm} - t_{PHLn}|)
2) Parameter guaranteed by design

Table 10: Capacitive Characteristics

		Test Condition		Condition Value			
Symbol	Parameter	V _{CC}		-	Γ _A = 25 °C	2	Unit
		V _{CC} (V)		Min.	Тур.	Max.	
C _{IN}	Input Capacitance	2.5 or 3.3	$V_{IN} = 0$ or V_{CC}		4		pF
C _{OUT}	Output Capacitance	2.5 or 3.3	$V_{IN} = 0$ or V_{CC}		8		pF
C _{PD}	Power Dissipation Capacitance (note 1)	2.5 or 3.3	$f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$		28		pF

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I_{CC(opr)} = C_{PD} x V_{CC} x f_{IN} + I_{CC}/16 (per circuit)

Figure 3: Test Circuit



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL} , t_{PLZ} ($V_{CC} = 3.0 \text{ to } 3.6 \text{V}$)	6V
t_{PZL} , t_{PLZ} ($V_{CC} = 2.3 \text{ to } 2.7 \text{V}$)	2V _{CC}
t _{PZH} , t _{PHZ}	GND

 $C_L=30$ pF or equivalent (includes jig and probe capacitance) $R_L=R1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Table 11: Waveform Symbol Values

Symbol	V _{CC}		
Symbol	3.0 to 3.6V	2.3 to 2.7V	
V _{IH}	2.7V	V _{CC}	
V _M	1.5V	V _{CC} /2	
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	
V _Y	V _{OH} - 0.3V	V _{OH} - 0.15V	

Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)





Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)



FPC-48 (MIL-STD-1835) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	2.18		2.72	0.086		0.107
b		0.254			0.010	
С		0.15			0.006	
D		15.75			0.620	
Е		9.65			0.380	
E2		6.35			0.250	
е		0.635			0.025	
L		8.38			0.330	
Q	0.66		1.14	0.026		0.045
S1		0.13			0.005	




Table 12: Revision History

Date	Revision	Description of Changes
09-Jul-2004	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

