





AMC23C15 SBASAP9 – MARCH 2023

# AMC23C15 Dual, Fast Response, Reinforced Isolated Window Comparator With Adjustable Threshold

# 1 Features

**TEXAS** 

INSTRUMENTS

- Wide high-side supply range: 3 V to 27 V
- Low-side supply range: 2.7 V to 5.5 V
- Dual window comparator:
  - Window comparator 1: ±5-mV to ±300-mV adjustable threshold
  - Window comparator 2: ±60-mV fixed threshold
  - Supports positive-comparator mode:
  - Cmp0: 600-mV to 2.7-V adjustable threshold
  - Cmp2: 60-mV fixed threshold
  - Cmp1 and Cmp3: Disabled
- Reference for threshold adjustment: 100 µA, ±1%
- Trip threshold error: ±1% (max) at 250 mV
- Open-drain outputs
- Propagation delay: 280 ns (typ)
- High CMTI: 15 V/ns (min)
- · Safety-related certifications:
  - 7000-V<sub>PK</sub> reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
  - 5000-V<sub>RMS</sub> isolation for 1 minute per UL1577
- Fully specified over the extended industrial temperature range: -40°C to +125°C

# **2** Applications

- Overcurrent or overvoltage detection in:
  - Solid-state relays (SSR)
  - Motor drives
  - Frequency inverters
  - Solar inverters
  - DC/DC converters

# **3 Description**

The AMC23C15 is a dual, isolated window comparator with a short response time. The opendrain outputs are separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV<sub>RMS</sub> according to VDE 0884-17 and UL1577, and supports a working voltage of up to 1 kV<sub>PK</sub>.


Both comparators have windows that are centered around 0 V, meaning that the comparators trip if the input exceeds the thresholds in a positive or negative direction. One comparator has fixed thresholds of  $\pm 60$  mV. The second comparator has adjustable thresholds from  $\pm 5$  mV to  $\pm 300$  mV through a single external resistor.

The AMC23C15 also supports a positive-comparator only mode. When the voltage on the REF pin is greater than 550 mV, the negative comparators are disabled and only the positive comparators are functional. The reference voltage in this mode can be as high as 2.7 V. This mode is particularly useful for monitoring positive voltage supplies.

The AMC23C15 is available in an 8-pin, wide-body SOIC package and is specified over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

Package Information			
PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)	
AMC23C15	DWV (SOIC, 8)	5.85 mm × 7.50 mm	

 For all available packages, see the orderable addendum at the end of the data sheet.



### **Typical Application**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	
6.5 Power Ratings	5
6.6 Insulation Specifications	6
6.7 Safety-Related Certifications	7
6.8 Safety Limiting Values	7
6.9 Electrical Characteristics	8
6.10 Switching Characteristics	10
6.11 Timing Diagrams	
6.12 Insulation Characteristics Curves	
6.13 Typical Characteristics	12
7 Detailed Description	

7.1 Overview	
	n22
	s29
8 Application and Implement	
	ndations34
9 Device and Documentation	
	Documentation Updates35
	Saution35
10 Mechanical, Packaging, a	

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2023	*	Initial Release



# **5** Pin Configuration and Functions




Figure 5-1. DWV Package, 8-Pin SOIC (Top View)

### Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NO.	NAME		DESCRIPTION	
1	VDD1	High-side power	High-side power supply. <sup>(1)</sup>	
2	IN	Analog input	Common analog input pin for window comparator 1 and 2.	
3	REF	Analog input	Reference pin that defines the trip threshold for window comparator 1. The voltage on this pin also affects the hysteresis of comparator Cmp0 as explained in the <i>Reference Input</i> section. This pin is internally connected to a 100-µA current source. Connect a resistor from REF to GND1 to define the trip threshold, and a capacitor from REF to GND1 to filter the reference voltage. For best transient noise immunity, place the capacitor as closely to the pin as possible. This pin can also be driven by an external voltage source.	
4	GND1	High-side ground	High-side ground.	
5	GND2	Low-side ground	Low-side ground.	
6	OUT1	Digital output	Open-drain output of window comparator 1. Connect to an external pullup resistor or leave unconnected (floating) when not used.	
7	OUT2	Digital output	Open-drain output of window comparator 2. Connect to an external pullup resistor or leave unconnected (floating) when not used.	
8	VDD2	Low-side power	Low-side power supply. <sup>(1)</sup>	

(1) See the *Layout* section for power-supply decoupling recommendations.



# **6** Specifications

### 6.1 Absolute Maximum Ratings

#### see<sup>(1)</sup>

		MIN	MAX	UNIT	
Device events visite ee	VDD1 to GND1	-0.3	30	V	
Power-supply voltage	VDD2 to GND2	-0.3	6.5	v	
Analog input voltage	REF to GND1	-0.5	6.5		
	IN to GND1	-6	5.5	v	
Digital output voltage	OUT1, OUT2 to GND2	-0.5	VDD2 + 0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
Temperature	Junction, T <sub>J</sub>		150	°C	
	Storage, T <sub>stg</sub>	-65	150	C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
POWER	R SUPPLY						
V <sub>VDD1</sub>	High-side power-supply voltage	VDD1 to GND1	3.0	5	27	V	
V <sub>VDD2</sub>	Low-side power supply voltage	VDD2 to GND2	2.7	3.3	5.5	V	
ANALO	OG INPUT		I.				
V	Input voltogo	IN to GND1, VDD1 ≤ 4.3 V	-0.4	VDI	D1 – 0.3	v	
V <sub>IN</sub>	Input voltage	IN to GND1, VDD1 > 4.3 V	-0.4		4	v	
	Reference voltage, window comparator mode	REF to GND1	20 <sup>(2)</sup>		300		
V <sub>REF</sub>	Reference voltage, positive-comparator mode	Low hysteresis mode	20 <sup>(2)</sup>		450	mV	
		High hysteresis mode (Cmp0 only)	600		2700 <mark>((1))</mark>		
	Reference voltage headroom	VDD1 – V <sub>REF</sub>	1.4			V	
	Filter capacitance on REF pin		20	100		nF	
DIGITA	LOUTPUTS						
	Digital output voltage	OUT1, OUT2 to GND2	GND2		VDD2	V	
	Sink current	OUT1, OUT2	0		4	mA	
TEMPE	RATURE RANGE						
T <sub>A</sub>	Specified ambient temperature		-40	25	125	°C	

(1)

Reference voltages ( $V_{REF}$ ) >1.6 V require  $V_{VDD1}$  >  $V_{VDD1,MIN}$  to maintain minimum headroom ( $V_{VDD1} - V_{REF}$ ) of 1.4 V. The device has been tested with  $V_{REF}$  as low as 5 mV. The device remains functional but relative switching threshold accuracy can (2) decrease because of offset errors.

### **6.4 Thermal Information**

		DWV (SOIC)	
		8 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	102.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	61.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		VDD1 = 25 V, VDD2 = 5.5 V	110	
PD	P <sub>D</sub> Maximum power dissipation (both sides)	VDD1 = VDD2 = 5.5 V	34	mW
	VDD1 = VDD2 = 3.6 V	22		
	P <sub>D1</sub> Maximum power dissipation (high-side)	VDD1 = 25 V	98	mW
P <sub>D1</sub>		VDD1 = 5.5 V	21	
		VDD1 = 3.6 V	14	
D	P <sub>D2</sub> Maximum power dissipation (low-side)	VDD2 = 5.5 V	12	mW
FD2		VDD2 = 3.6 V	8	11100

### 6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	1-111	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-11	
DIN EN	IEC 60747-17 (VDE 0884-17) <sup>(2)</sup>	· · ·		L
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	At AC voltage	1060	V <sub>PK</sub>
	Maximum-rated isolation	At AC voltage (sine wave)	750	V <sub>RMS</sub>
V <sub>IOWM</sub>	working voltage	At DC voltage	1060	V <sub>DC</sub>
V <sub>IOTM</sub> Maximum transie isolation voltage	Maximum transient	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	7070	V
	isolation voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production test)	8500	– V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air, 1.2/50-µs waveform per IEC 62368-1	1 7700	
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(4)</sup>	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V <sub>PK</sub>
	Apparent charge <sup>(5)</sup>		≤ 5	
q <sub>pd</sub>		Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	рС
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875$ × $V_{IORM}$ , $t_m = 1$ s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	$V_{IO}$ = 0.5 $V_{PP}$ at 1 MHz	~1.5	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	$V_{IO} = 500 \text{ V at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω
	input to output	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}} = 5000 \text{ V}_{\text{RMS}}, t = 60 \text{ s (qualification)},$ $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6000 \text{ V}_{\text{RMS}}, t = 1 \text{ s (100\% production test)}$	5000	V <sub>RMS</sub>
				-

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier are tied together, creating a two-pin device.



### 6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition
Reinforced insulation	Single protection
Certificate number: pending	File number: pending

### 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Sofaty input output or output ourroat	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 5.5 V, T <sub>J</sub> = 150^{\circ}C, T <sub>A</sub> = 25^{\circ}C			220	<b>m</b> 4
	Safety input, output, or supply current	$R_{\theta JA} = 102.8^{\circ}C/W,$ VDD1 = VDD2 = 3.6 V, T <sub>J</sub> = 150^{\circ}C, T <sub>A</sub> = 25^{\circ}C			340	mA
Ps	Safety input, output, or total power	R <sub>θJA</sub> = 102.8°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1220	mW
Τ <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> (1) and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature,  $T_A$ .

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.  $P_S = I_S \times AVDD_{max} + I_S \times DVDD_{max}$ , where  $AVDD_{max}$  is the maximum high-side voltage and  $DVDD_{max}$  is the maximum controller-side supply voltage.



### **6.9 Electrical Characteristics**

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, V<sub>REF</sub> = 20 mV to 2.7 V<sup>((1))</sup>, and V<sub>IN</sub> = -400 mV to 4 V<sup>((3))</sup>; typical specifications are at  $T_A = 25^{\circ}$ C, VDD1 = 5 V, VDD2 = 3.3 V, and V<sub>REF</sub> = 250 mV (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	GINPUT					
R <sub>IN</sub>	Input resistance	IN pin, $0 \le V_{IN} \le 4 V$		1		GΩ
1	Input bios ourrent	IN pin, $0 \le V_{IN} \le 4 V^{(4)}$		0.1	25	۳A
BIAS	Input bias current	IN pin, -400 mV $\leq V_{IN} \leq 0 V^{(5)}$	-310	-0.5		nA
C <sub>IN</sub>	Input capacitance	IN pin		4		pF
REFERE	NCE PIN					
I <sub>REF</sub>	Reference current	REF to GND1, 20 mV < $V_{REF} \le 2.7$ V	99	100	101	μA
N/	Mode selection threshold <sup>(2)</sup>	V <sub>REF</sub> rising	500	550	600	mV
V <sub>MSEL</sub>		V <sub>REF</sub> falling	450	500	550	IIIV
-	Mode selection threshold hysteresis			50		mV
60-mV Fl	IXED-THRESHOLD COMPARATORS (CMP2	and CMP3)				
V <sub>IT+</sub>	Positive-going trip threshold	Cmp2		64		mV
E <sub>IT+</sub>	Positive-going trip threshold error	Cmp2	-3.5		3.5	mV
V <sub>IT-</sub>	Negative-going trip threshold	Cmp2		60		mV
E <sub>IT-</sub>	Negative-going trip threshold error	Cmp2	-3.5		3.5	mV
V <sub>IT-</sub>	Negative-going trip threshold	Cmp3		-64		mV
E <sub>IT-</sub>	Negative-going trip threshold error	Cmp3	-4.5		4.5	mV
V <sub>IT+</sub>	Positive-going trip threshold	Cmp3		-60		mV
E <sub>IT+</sub>	Positive-going trip threshold error	Cmp3	-4.5		4.5	mV
V <sub>HYS</sub>	Trip threshold hysteresis	Cmp2 and Cmp3; (V <sub>IT+</sub> – V <sub>IT–</sub> )		4		mV
VARIABL	LE-THRESHOLD COMPARATORS (CMP0 AN	ID CMP1)				
V <sub>IT+</sub>	Positive-going trip threshold	Cmp0	V <sub>R</sub>	<sub>EF</sub> + V <sub>HYS</sub>		mV
		$\begin{array}{l} Cmp0,  (V_{IT+}-V_{REF}-V_{HYS}), \\ V_{REF}=20  mV,  V_{HYS}=4  mV \end{array}$	-2		2	
E <sub>IT+</sub>	Positive-going trip threshold error	$\label{eq:cmp0} \begin{array}{l} \mbox{Cmp0}, (\mbox{V}_{\text{IT+}} - \mbox{V}_{\text{REF}} - \mbox{V}_{\text{HYS}}), \\ \mbox{V}_{\text{REF}} = 250 \mbox{ mV}, \mbox{V}_{\text{HYS}} = 4 \mbox{ mV} \end{array}$	-2		2	mV
		$\label{eq:cmp0} \begin{array}{l} Cmp0, (V_{IT+}-V_{REF}-V_{HYS}), \\ V_{REF}=2 \; V, \; V_{HYS}=25 \; mV \end{array}$	-5		5	
V <sub>IT-</sub>	Negative-going trip threshold	Cmp0		V <sub>REF</sub>		mV
		Cmp0, (V <sub>IT-</sub> – V <sub>REF</sub> ), V <sub>REF</sub> = 20 mV	-2.5		2.5	
E <sub>IT-</sub>	Negative-going trip threshold error	Cmp0, (V <sub>IT-</sub> – V <sub>REF</sub> ), V <sub>REF</sub> = 250 mV	-2.5		2.5	mV
		Cmp0, (V <sub>IT-</sub> – V <sub>REF</sub> ), V <sub>REF</sub> = 2 V	-5		5	
V <sub>IT-</sub>	Negative-going trip threshold	Cmp1	-V <sub>F</sub>	REF - V <sub>HYS</sub>		mV
F		$\begin{array}{c} \text{Cmp1, } (\text{V}_{\text{IT-}} + \text{V}_{\text{REF}} + \text{V}_{\text{HYS}}), \\ \text{V}_{\text{REF}} = 20 \text{ mV}, \text{V}_{\text{HYS}} = 4 \text{ mV} \end{array}$	-3		3	
E <sub>IT-</sub>	Negative-going trip threshold error	$\label{eq:cmp1} \begin{array}{l} \mbox{Cmp1, } (\mbox{V}_{\text{IT-}} + \mbox{V}_{\text{REF}} + \mbox{V}_{\text{HYS}}), \\ \mbox{V}_{\text{REF}} = 250 \mbox{ mV, } \mbox{V}_{\text{HYS}} = 4 \mbox{ mV} \end{array}$	-3		3	mV
V <sub>IT+</sub>	Positive-going trip threshold	Cmp1		-V <sub>REF</sub>		mV
		Cmp1, (V <sub>IT+</sub> + V <sub>REF</sub> ), V <sub>REF</sub> = 20 mV	-3.5		3.5	
E <sub>IT+</sub>	Positive-going trip threshold error	Cmp1, (V <sub>IT+</sub> + V <sub>REF</sub> ), V <sub>REF</sub> = 250 mV	-3.5		3.5	mV
,	Trie days a bala busha	Cmp0 and Cmp1, (V <sub>IT+</sub> – V <sub>IT</sub> –), V <sub>REF</sub> $\leq$ 450 mV		4		
V <sub>HYS</sub>	Trip threshold hysteresis	Cmp0 only, $(V_{IT+} - V_{IT-})$ , $V_{REF} \ge 600 \text{ mV}$		25		mV
DIGITAL	OUTPUTS					
V <sub>OL</sub>	Low-level output voltage	I <sub>SINK</sub> = 4 mA		80	250	mV
LKG	Open-drain output leakage current	VDD2 = 5 V, V <sub>OUT</sub> = 5 V		5	100	nA
CMTI	Common-mode transient immunity	$ V_{IN} - V_{REF}  \ge 4 \text{ mV}, \text{ R}_{PULLUP} = 10 \text{ k}\Omega$	15	40		V/ns



### 6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, V<sub>REF</sub> = 20 mV to 2.7 V<sup>((1))</sup>, and V<sub>IN</sub> = -400 mV to 4 V<sup>((3))</sup>; typical specifications are at  $T_A = 25^{\circ}$ C, VDD1 = 5 V, VDD2 = 3.3 V, and V<sub>REF</sub> = 250 mV (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
POWER SUPPLY										
	VDD1 undervoltage detection threshold	VDD1 rising			3	V				
VDD1 <sub>UV</sub> VD	VDD1 undervoltage detection threshold	VDD1 falling			2.9	v				
VDD1 <sub>POR</sub>	VDD1 power-on reset threshold	VDD1 falling			2.3	V				
	VDD2 undervoltage detection threshold	VDD2 rising			2.7	V				
VDD2 <sub>UV</sub>		VDD2 falling			2.1	v				
	Llich side supply surrent	3.0 V ≤ VDD1 ≤ 3.4 V			4.0					
I <sub>DD1</sub>	High-side supply current	3.4 V < VDD1 ≤ 27 V		3.2	4.3	mA				
I <sub>DD2</sub>	Low-side supply current			1.8	2.2	mA				

(1) Reference voltages >1.6 V require VDD1 > VDD1<sub>MIN</sub>. See the *Recommended Operating Conditions* table for details.

(2) The voltage level V<sub>REF</sub> determines if the device operates as window-comparator with positive and negative thresholds or as simple comparator with positive thresholds only. See the *Reference Input* section for more details.

(3) But not exceeding the maximum input voltage specified in the *Recommended Operating Conditions* table.

(4) The typical value is measured at  $V_{IN} = 0.4$  V.

(5) The typical value is measured at  $V_{IN} = -400 \text{ mV}$ .



### 6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
OPEN-DRAIN OUTPUTS											
+	Propagation dolay time, IV, I rising((1))	VDD2 = 3.3 V, V <sub>REF</sub> = 250 mV, V <sub>OVERDRIVE</sub> = 10 mV, C <sub>L</sub> = 15 pF		280	410	ns					
t <sub>pH</sub> Propagation delay time,  V <sub>IN</sub>   rising <sup>((1))</sup>	VDD2 = 3.3 V, $V_{REF}$ = 2 V, $V_{OVERDRIVE}$ = 50 mV, $C_L$ = 15 pF		240	370	115						
+		VDD2 = 3.3 V, V <sub>REF</sub> = 250 mV, V <sub>OVERDRIVE</sub> = 10 mV, C <sub>L</sub> = 15 pF		280	410	20					
t <sub>pL</sub> Propagation delay time,  V <sub>IN</sub>   falling <sup>((1))</sup>	VDD2 = 3.3 V, V <sub>REF</sub> = 2 V, V <sub>OVERDRIVE</sub> = 50 mV, C <sub>L</sub> = 15 pF		240	370	ns						
t <sub>f</sub>	Output signal fall time	$R_{PULLUP}$ = 4.7 k $\Omega$ , $C_L$ = 15 pF		2		ns					
MODE S	ELECTION										
t <sub>HSEL</sub>	Comparator hysteresis selection deglitch time	Cmp0, V <sub>REF</sub> rising or falling		10		μs					
t <sub>DIS13</sub>	Comparator disable deglitch time	Cmp1 and Cmp3, V <sub>REF</sub> rising		10		μs					
t <sub>EN13</sub>	Comparator enable deglitch time	Cmp1 and Cmp3, V <sub>REF</sub> falling		100		μs					
START-	UP TIMING										
t <sub>LS ,STA</sub>	Low-side start-up time	VDD2 step to 2.7 V, VDD1 ≥ 3.0 V		40		μs					
t <sub>HS ,STA</sub>	High-side start-up time	VDD1 step to 3.0 V, VDD2 ≥ 2.7 V		45		μs					
t <sub>HS,BLK</sub>	High-side blanking time			200		μs					
t <sub>HS,FLT</sub>	High-side-fault detection delay time			100		μs					

(1) Valid for OUT1 and OUT2

# 6.11 Timing Diagrams







Figure 6-1. Rise, Fall, and Delay Time Definition








### 6.12 Insulation Characteristics Curves







## 6.13 Typical Characteristics














































# 7 Detailed Description


## 7.1 Overview

The AMC23C15 is a dual, isolated window comparator with open-drain outputs. Window comparator 1 is comprised of comparator Cmp0 and Cmp1 and window comparator 2 is comprised of Cmp2 and Cmp3. Cmp0 and Cmp2 compare the input voltage ( $V_{IN}$ ) against the respective positive thresholds ( $V_{IT+}$ ) and Cmp1 and Cmp3 compare the input voltage ( $V_{IN}$ ) against the respective negative thresholds ( $V_{IT-}$ ). The respective  $V_{IT+}$  and  $V_{IT-}$  thresholds are of equal magnitude but opposite signs, therefore both window comparators have windows that are centered around 0 V. Window comparator 2 has fixed thresholds of ±60 mV. Window comparator 1 has adjustable thresholds from ±5 mV to ±300 mV through an internally generated 100-µA reference current and a single external resistor.

The open-drain outputs are actively pulled low when the input voltage ( $V_{IN}$ ) is outside the respective comparison window, but are otherwise in a high-impedance state.

When the voltage on the REF pin is greater than  $V_{MSEL}$ , the device operates in positive-comparator mode. This mode is particularly useful for monitoring positive voltage supplies. Both negative comparators (Cmp1 and Cmp3) are disabled and only the positive comparators (Cmp0 and Cmp2) are functional. The reference voltage in this mode can be as high as 2.7 V.

Galvanic isolation between the high- and low-voltage side of the device is achieved by transmitting the comparator states across a SiO<sub>2</sub>-based, reinforced capacitive isolation barrier. This isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The digital modulation scheme used in the AMC23C15 to transmit data across the isolation barrier, and the isolation barrier characteristics, result in high reliability and common-mode transient immunity.



### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Analog Input

The AMC23C15 has a single input that drives both window comparators. Window comparator 1 has an adjustable threshold and window comparator 2 has a fixed threshold.

The positive comparators trip when the input voltage ( $V_{IN}$ ) rises above the respective  $V_{IT+}$  threshold that is defined as the reference value plus the internal hysteresis voltage (for example, 64 mV for the fixed-threshold comparator). The positive comparators release when  $V_{IN}$  drops below the respective  $V_{IT-}$  threshold that equals the reference value (for example, 60 mV for the fixed-threshold comparator). The negative comparators trip when  $V_{IN}$  drops below the respective  $V_{IT-}$  threshold that equals the reference value (for example, 60 mV for the fixed-threshold comparator). The negative comparators trip when  $V_{IN}$  drops below the respective  $V_{IT-}$  threshold that is defined as the negative reference value minus the internal hysteresis voltage (for example, -64 mV for the fixed-threshold comparator). The negative comparators release when  $V_{IN}$  rises above the respective  $V_{IT+}$  threshold that equals the negative reference value (for example, -64 mV for the fixed-threshold comparator).

The difference between  $V_{IT+}$  and  $V_{IT-}$  is referred to as the *comparator hysteresis* and is 4 mV for reference voltages below 450 mV. The integrated hysteresis makes the AMC23C15 less sensitive to input noise and provides stable operation in noisy environments without having to add external positive feedback to create hysteresis. The hysteresis of Cmp0 increases to 25 mV for reference values (V<sub>REF</sub>) greater than 600 mV. See the *Reference Input* description for more details.

Figure 7-1 shows a timing diagram of the relationship between hysteresis and switching thresholds.




Figure 7-1. Switching Thresholds and Hysteresis



#### 7.3.2 Reference Input

The voltage on the REF pin determines the trip threshold of window comparator 1. The internal precision current source forces a 100- $\mu$ A current through an external resistor connected from the REF pin to GND1. The resulting voltage across the resistor (V<sub>REF</sub>) equals the magnitude of the positive and negative trip thresholds, see Figure 7-1. Place a 100-nF capacitor parallel to the resistor to filter the reference voltage. This capacitor must be charged by the 100- $\mu$ A current source during power-up and the charging time may exceed the high-side blanking time (t<sub>HS,BLK</sub>). In this case, as shown in Figure 7-2, window comparator 1 may output an incorrect state after the high-side blanking time has expired until V<sub>REF</sub> reaches the final value. See the *Power-Up and Power-Down Behavior* section for more details on power-up behavior.




Figure 7-2. Output Behavior for Long Settling Times of the Reference Voltage

The voltage on the REF pin also determines the functionality of the negative comparators (Cmp1, Cmp3) and the hysteresis of the positive comparator (Cmp0) shown in the *Functional Block Diagram*. If  $V_{REF}$  exceeds the  $V_{MSEL}$  threshold defined in the *Electrical Characteristics* table, both negative comparators (Cmp1 and Cmp3) are disabled and the hysteresis of Cmp0 is increased from 4 mV (typical) to 25 mV. Positive-comparator mode is intended for voltage-monitoring applications that require higher input voltages and higher noise immunity.

The reference pin can be driven by an external voltage source to change the comparator thresholds during operation. However, do not drive  $V_{REF}$  dynamically across the  $V_{MSEL}$  threshold during normal operation because doing so changes the hysteresis of the Cmp0 comparator and can lead to unintentional switching of the OUT1 output.

Figure 7-3 shows a mode selection timing diagram.




Figure 7-3. Mode Selection



#### 7.3.3 Isolation Channel Signal Transmission

The AMC23C15 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-4, to transmit the comparator output states across the  $SiO_2$ -based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the data for the logic that drives the open-drain output buffers. The AMC23C15 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-4. OOK-Based Modulation Scheme

#### 7.3.4 Open-Drain Digital Outputs

The AMC23C15 has two open-drain outputs, one for each window comparator. As illustrated in Figure 7-1, OUT1 is actively pulled low when  $|V_{IN}|$  exceeds the threshold values defined by the voltage on the REF pin. OUT2 is actively pulled low when  $|V_{IN}|$  exceeds the threshold values defined by the internal 60-mV reference.

The open-drain outputs are diode-connected to the VDD2 supply, see the *Functional Block Diagram*, which means the outputs cannot be pulled more than 500 mV above the VDD2 supply before significant current begins to flow into the OUTx pins. In particular, the open-drain outputs are clamped to one diode voltage above ground if VDD2 is at the GND2 level. This behavior is indicated by the gray shadings in Figure 7-5 through Figure 7-10.

On a system level, the CMTI performance of an open-drain signal line depends on the value of the pullup resistor. During a common-mode transient event with a high slew rate (high dV/dt), the open-drain signal line can be pulled low because of parasitic capacitive coupling between the high-side and the low-side of the printed circuit board (PCB). The effect of the parasitic coupling on the signal level is a function of the pullup strength and a lower value pullup resistor results in better CMTI performance. The AMC23C15 is characterized with a relatively weak pullup resistor value of 10 k $\Omega$  to make sure that the specified CMTI performance is met in a typical application with a 4.7 k $\Omega$  or lower pullup resistor.



#### 7.3.5 Power-Up and Power-Down Behavior


Both open-drain outputs power up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, both outputs are actively pulled low. As shown in Figure 7-5, this condition happens after the low-side start-up time plus the high-side fault detection delay time ( $t_{LS,STA}$  +  $t_{HS,FLT}$ ). Similarly, if the high-side supply drops below the undervoltage threshold (VDD1<sub>UV</sub>), as described in Figure 7-8, for more than the high-side fault detection delay time during normal operation, both outputs are pulled low. This delay allows the system to shut down reliably when the high-side supply is missing.

Communication start between the high-side and low-side of the comparator is delayed by the high-side blanking time ( $t_{HS,BLK}$ , a time constant implemented on the high-voltage side) to allow the internal 60-mV reference and the voltage on the REF pin to settle, and to avoid unintentional switching of the comparator outputs during power-up.

Figure 7-5 through Figure 7-10 depict typical power-up and power-down scenarios.

In Figure 7-5, the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. Both outputs power up in the default Hi-Z state. After  $t_{HS,FLT}$ , both outputs are pulled low indicating a no-power fault on the high-side.


In Figure 7-6, the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. Both outputs are initially in an active-low state, see Figure 7-5. After the high-side supply is enabled, there is a duration of  $t_{HS, STA} + t_{HS,BLK}$  before the device assumes normal operation and both outputs reflect the current state of the window comparators.



In Figure 7-7, the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. Both outputs are initially in a Hi-Z state. The high-side fault detection delay ( $t_{HS,FLT}$ ) is shorter than the high-side blanking time ( $t_{HS,BLK}$ ), and therefore both outputs are pulled low after  $t_{HS,FLT}$ , indicating that the high-side is not operational yet. After the high-side blanking time ( $t_{HS,BLK}$ ) elapses, the device assumes normal operation and both outputs reflect the current state of the window comparators.


In Figure 7-8, the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time ( $t_{HS,FLT}$ ), both outputs are actively pulled low. As soon as VDD2 drops below the VDD2<sub>UV</sub> threshold, both outputs enter a Hi-Z state.





In Figure 7-9, the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than ( $t_{HS,STA} + t_{HS,BLK}$ )). Both outputs start in a Hi-Z state. After the low-side start-up time ( $t_{LS,STA}$ ), the device enters normal operation.

In Figure 7-10, the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the VDD2<sub>UV</sub> threshold, both outputs enter a Hi-Z state.






Figure 7-9. VDD1 Turns On, Followed by VDD2 (Long Delay)

Figure 7-10. VDD2 Turns Off, Followed by VDD1



#### 7.3.6 VDD1 Brownout and Power-Loss Behavior

Brownout is a condition where the VDD1 supply droops below the specified operating voltage range but the device remains functional. Power-loss is a condition where the VDD1 supply drops below a level where the device stops being functional. Depending on the duration and the voltage level, a brownout condition may or may not be noticeable at the output of the device. A power-loss condition is always signaled on the output of the isolated comparator.

Figure 7-11 through Figure 7-13 show typical brownout and power-loss scenarios.

In Figure 7-11, VDD1 droops below the undervoltage detection threshold (VDD1<sub>1IV</sub>) but recovers before the high-side-fault detection delay time (t<sub>HS,FLT</sub>) expires. The brownout event has no effect on the comparator outputs.

In Figure 7-12, VDD1 droops below the undervoltage detection threshold (VDD1<sub>UV</sub>) for more than the high-sidefault detection delay time (t<sub>HS,FLT</sub>). The brownout condition is detected as a fault and both outputs are pulled low after a delay equal to t<sub>HS,FLT</sub>. The device resumes normal operation as soon as VDD1 recovers above the VDD1<sub>UV</sub> threshold.




Figure 7-11. Output Response to a Short Brownout Figure 7-12. Output Response to a Long Brownout Event on VDD1

Event on VDD1

In Figure 7-13, VDD1 droops below the power-on-reset (POR) threshold (VDD1<sub>POR</sub>). The power-loss condition is detected as a fault and both outputs are pulled low after a delay equal to t<sub>HS,FLT</sub>. The device resumes normal operation after a delay equal to t<sub>HS,STA</sub> + t<sub>HS,BLK</sub> after VDD1 recovers above the VDD1<sub>UV</sub> threshold.




Figure 7-13. Output Response to a Power-Loss Event on VDD1



### 7.4 Device Functional Modes

The AMC23C15 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.

The four comparators on the high-side (Cmp0 to Cmp3) function as two independent window comparators when the voltage on the REF pin is below the  $V_{MSEL}$  threshold. If the voltage on the REF pin exceeds the  $V_{MSEL}$  threshold, the negative comparators (Cmp1 and Cmp3) are disabled, and Cmp0 and Cmp2 function as two independent positive comparators, as described in the *Reference Input* section.



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

With low response time, high common-mode transient immunity (CMTI), and a reinforced isolation barrier, the AMC23C15 is designed to provide fast and reliable overcurrent and overvoltage detection for high-voltage applications in harsh and noisy environments.

### 8.2 Typical Application

#### 8.2.1 Overcurrent and Short-Circuit Current Detection

Fast overcurrent and short-circuit current detection is a common requirement in circuit breakers and solid state relays (SSR), and can be implemented with a single AMC23C15 isolated window comparator as shown in Figure 8-1.




Figure 8-1. Using the AMC23C15 for Overcurrent and Short-Circuit Detection

The load current flowing through a shunt resistor (RSHUNT) connected in series with two back-to-back NMOS power switches of an SSR, and produces a voltage drop that is sensed by the AMC23C15. This voltage is compared against an adjustable threshold for overcurrent detection and a fixed, 60-mV threshold for short-circuit detection, respectively. The sense voltage can be positive or negative in respect to VSSS, which is the ground reference for the isolated comparator, depending on the direction of current flow. The absolute value of the trip threshold for overcurrent detection is set by the external resistor R1. The trip threshold for short-circuit detection is fixed by the internal 60-mV reference. Overcurrent conditions are signaled on OUT1, and short-circuit conditions are signaled on OUT2. For a detailed description and a reference design of a SSR, see the *Overcurrent and Overtemperature Protection for Solid-State Relays Reference Design* design guide available for download on www.ti.com.

As depicted in Figure 8-1, the integrated LDO of the AMC23C15 allows direct connection of the high-side supply input (VDD1) to the VDDM supply that is generated by the isolated switch driver TPSI3050-Q1. No additional isolated power supply or regulator is required to power the high-side of the isolated comparator, which makes the solution very space and cost efficient. The fast response time and high common-mode transient immunity (CMTI) of the AMC23C15 provide reliable and accurate operation even in high-noise environments.



#### 8.2.1.1 Design Requirements

Table 8-1 lists the parameters for the application example in Figure 8-1.

PARAMETER	VALUE
High-side supply voltage	3 V to 27 V
Low-side supply voltage	2.7 V to 5.5 V
Shunt-resistor value	1 mΩ
Overcurrent detection threshold	±25 A
Short-circuit current detection threshold	±60 A

#### Table 8-1. Design Requirements

#### 8.2.1.2 Detailed Design Procedure

The value of the shunt resistor in this example is 1 m $\Omega$ , determined by the internal 60-mV reference of the AMC23C15 and the desired 60-A short-circuit detection threshold.

At the desired 25-A overcurrent detection level, the voltage drop across the shunt resistor is 1 m $\Omega$  × 25 A = 25 mV. The positive-going trip threshold of window comparator 1 is V<sub>REF</sub> + V<sub>HYS</sub>, where V<sub>HYS</sub> is 4 mV as specified in the *Electrical Characteristics* table, and V<sub>REF</sub> is the voltage across R1 that is connected between the REF and GND1 pins. R1 is calculated as (V<sub>TRIP</sub> – V<sub>HYS</sub>) / I<sub>REF</sub> = (25 mV – 4 mV) / 100 µA = 210  $\Omega$  and matches a value from the E96 series (1% accuracy).

A 10- $\Omega$ , 1-nF RC filter (R5, C6) is placed at the input of the comparator to filter the input signal and reduce noise sensitivity. This filter adds 10  $\Omega$  × 1 nF = 10 ns of propagation delay that must be considered when calculating the overall response time of the protection circuit. Larger filter constants are preferable to increase noise immunity if the system can tolerate the additional delay.

Table 8-2 summarizes the key parameters of the design.

#### Table 8-2. Overcurrent and Short-Circuit Detection Design Example

lable e 21. eveletariont and enert energi beteetion beeign Example							
PARAMETER	VALUE						
Reference resistor value (R1)	210 Ω						
Reference capacitor value (C5)	100 nF						
Reference voltage	21 mV						
Reference voltage settling time (to 90% of final value)	50 µs						
Overcurrent trip threshold (rising)	25 mV / 25.0 A						
Overcurrent trip threshold (falling)	21 mV / 21 A						
Short-circuit current trip threshold (rising)	64 mV / 64 A						
Short-circuit current trip threshold (falling)	60 mV / 60.0 A						



#### 8.2.2 Application Curves

Figure 8-2 shows the typical response of the AMC23C15 to a bipolar, triangular input waveform with an amplitude of 140 mV<sub>PP</sub>. OUT1 switches when VIN crosses the  $\pm$ 50-mV level determined by the REF pin voltage that is biased to 50 mV in this example. OUT2 switches when VIN crosses the  $\pm$ 60-mV level determined by the fixed internal reference value.






Figure 8-2. Output Response of the AMC23C15 to a Triangular Input Waveform

The integrated LDO of the AMC23C15 greatly relaxes the power-supply requirements on the high-voltage side and allows powering the device from non-regulated transformer, charge pump, and bootstrap supplies. As given by the following images, the internal LDO provides a stable operating voltage to the internal circuitry, allowing the trip thresholds to remain mostly undisturbed even at ripple voltages of 2  $V_{PP}$  and higher.







### 8.3 Best Design Practices

Keep the connection between the low-side of the sense resistor and the GND1 pin of the AMC23C15 short and low impedance. Any voltage drop in the ground line adds error to the voltage sensed at the input of the comparator and leads to inaccuracies in the trip thresholds.

For best common-mode transient immunity, place the filter capacitor C5 as closely to the REF pin as possible as illustrated in Figure 8-8. Use a low value pullup resistor (<10 k $\Omega$ ) on the open-drain output, as explained in the *Open-Drain Digital Outputs* section, to minimize the effect of capacitive coupling on the open-drain signal line during a common-mode transient event.

Do not exceed the 300-mV  $V_{REF}$  limit specified in the *Recommended Operating Conditions* table for bidirectional current-sensing applications. Do not operate the device with the REF pin biased close to the  $V_{MSEL}$  threshold (450-mV to 600-mV range) to avoid dynamic switching of the Cmp0 hysteresis as explained in the *Reference Input* section.

The AMC23C15 provides a limited 200- $\mu$ s blanking time (t<sub>HS,BLK</sub>) to allow the reference voltage (V<sub>REF</sub>) to settle during start up. For many applications, the reference voltage takes longer to settle than the 200- $\mu$ s blanking time and the output of the comparator can possibly glitch during system start up as described in Figure 7-2. Consider the reference voltage settling time in the overall system start-up design.



### 8.4 Power Supply Recommendations

The AMC23C15 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- $\mu$ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- $\mu$ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 8-7 shows a decoupling schematic for the AMC23C15.

For high VDD1 supply voltages (>5.5 V) place a 10- $\Omega$  resistor (R4) in series with the VDD1 power supply for additional filtering.




Figure 8-7. Decoupling of the AMC23C15

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of the nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

### 8.5 Layout

### 8.5.1 Layout Guidelines

Figure 8-8 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC23C15 supply pins) and placement of the other components required by the device.

### 8.5.2 Layout Example




Figure 8-8. Recommended Layout of the AMC23C15



# 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application note
- Texas Instruments, AMC1302 Precision, ±50-mV Input, Reinforced Isolated Amplifier data sheet
- Texas Instruments, TPS/3050-Q1 Automotive Reinforced Isolated Switch Driver With Integrated 10-V Gate Supply data sheet
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC23C15DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	MC23C15	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC23C15DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

27-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC23C15DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0

# DWV0008A



# SOIC - 2.8 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




# DWV0008A

# EXAMPLE BOARD LAYOUT

# SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

# DWV0008A

# SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated