

Sample &

Buy



DRV3210-Q1

SLVSC08B-MAY 2013-REVISED JULY 2016

DRV3210-Q1 Three-Phase Brushless Motor Driver Not Recommended for New Designs

Technical

Documents


1 Features

- 3-Phase Pre-Drivers for N-Channel MOS Field-Effect Transistors (MOSFETs)
- Pulse-Width Modulation (PWM) Frequency up to 20 kHz
- Fault Diagnostics
- Charge Pump
- Phase Comparators
- Microcontroller (MCU) Reset Generator
- Serial Port I/F (SPI)
- Motor-Current Sense
- 5-V Regulator
- Low-Current Sleep Mode
- Operation VB Range From 5.3 to 28.5 V
- AEC-Q100 Grade 1 –40°C to +125°C Ambient Operating Temperature
- 48-Pin PHP

2 Applications

- Oil pump
- Fuel pump
- Water pump

Typical Application Schematic



3 Description

Tools &

Software

The DRV3210-Q1 device is a field-effect transistor (FET) pre-driver designed for three-phase motor control for applications such as an oil pump or a water pump. The device has three high-side pre-FET drivers and three low-side drivers which are under the control of an external MCU. A charge pump supplies the power for the high side, and there is no requirement for a bootstrap capacitor. For commutation, this integrated circuit (IC) sends a conditional motor signal and output to the MCU. undervoltage, Diagnostics provide overvoltage, overtemperature overcurrent, and power-bridge faults. One can measure the motor current using an integrated current-sense amplifier and comparator in a battery common-mode range, which allows the use of the motor current in a high-side current-sense application. External resistors set the gain. One can configure the pre-drivers and other internal settings through the SPI.

Support &

Community

....

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV3210-Q1	HTQFP (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.





SLVSC08B-MAY 2013-REVISED JULY 2016

www.ti.com

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Thermal Information 5
	6.4	Electrical Characteristics 5
	6.5	Supply Voltage and Current 9
7	Deta	ailed Description 13

	7.1	Functional Block Diagram	13
	7.2	Feature Description	14
	7.3	Register Maps	24
8	Арр	lication and Implementation	31
	8.1	Typical Application	31
9	Dev	ice and Documentation Support	32
	9.1	Receiving Notification of Documentation Updates	32
	9.2	Community Resources	32
	9.3	Trademarks	32
	9.4	Electrostatic Discharge Caution	32
	9.5	Glossary	32
10		hanical, Packaging, and Orderable	32

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2013) to Revision B


Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Application and	
	Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable	
	Information section	1





5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	MAXIMUM	DESCRIPTION	
NAME	NO.	TIFE	RATING	DESCRIPTION	
ALFB	18	0	–0.3 V-40 V	Motor current-sense amplifier feedback	
ALM	16	I	–0.3 V-40 V	Motor current- sense amplifier negative input	
ALP	17	I	–0.3 V-40 V	Motor current- sense amplifier positive input	
ALV	15	0	–0.3 V-6 V	Motor current- sense amplifier output	
AREF	19	0	–0.3 V-40 V	Reference output of motor current- sense amplifier	
CPDR1	47	0	–0.3 V-40 V	Charge-pump output	
CPDR2	46	0	–0.3 V-40 V	Charge- pump output	
CPDR3	45	0	–0.3 V-40 V	Charge- pump output	
CPDR4	44	0	–0.3 V-40 V	Charge- pump output	
CS	32	I	–0.3 V-6 V	SPI chip select	
CTLUH	3	I	–0.3 V-6 V	Pre-driver parallel input	
CTLUL	9	I	–0.3 V-6 V	Pre-driver parallel input	
CTLVH	4	I	–0.3 V-6 V	Pre-driver parallel input	
CTLVL	10	I	–0.3 V-6 V	Pre-driver parallel input	
CTLWH	5	I	–0.3 V-6 V	Pre-driver parallel input	
CTLWL	11	I	–0.3 V-6 V	Pre-driver parallel input	
DIN	34	I	–0.3 V-6 V	SPI data input	
DOUT	30	0	–0.3 V-6 V	SPI data output	

Copyright © 2013–2016, Texas Instruments Incorporated



DRV3210-Q1 SLVSC08B - MAY 2013 - REVISED JULY 2016

www.ti.com

Pin Functions (continued)

PIN			MAXIMUM	
NAME	NO.	TYPE	RATING	DESCRIPTION
ENABLE	23	I	–0.3 V-40 V	Enable input
FAULT	36	0	–0.3 V-6 V	Diagnosis output
GND	29	I	–0.3 V-0.3 V	GND
NGND	48	I	–0.3 V-0.3 V	Power GND
PDCPV	43	0	–0.3 V-40 V	Charge pump output
PH1M	27	I	-1 V-40 V	Phase comparator input
PH2M	26	I	-1 V-40 V	Phase comparator input
РНЗМ	25	I	-1 V-40 V	Phase comparator input
PHTM	28	I	-1 V-40 V	Phase comparator reference input
PMV1	22	0	–0.3 V-6 V	Phase comparator output
PMV2	21	0	–0.3 V-6 V	Phase comparator output
PMV3	20	0	–0.3 V-6 V	Phase comparator output
PRN	35	I	–0.3 V-6 V	Watchdog timer-pulse input
RES	24	0	–0.3 V-6 V	MCU reset output
SCK	33	Ι	–0.3 V-6 V	SPI clock
TEST	2	Ι	–0.3 V-20 V	TEST input
UH	42	0	–5 V-40 V	Pre-driver output
UHS	41	0	–5 V-40 V	Pre-driver reference
UL	6	0	–0.3 V-20 V	Pre-driver output
VB	1	Ι	–0.3 V-40 V	VB input
VCC	12	Ι	–0.3 V-6 V	VCC supply input
NC	13			Not connected
NC	14			Not connected
VDD	31	0	–0.3 V-3.6 V	VDD supply output
VH	40	0	–5 V-40 V	Pre-driver output
VHS	39	0	–5 V-40 V	Pre-driver reference
VL	7	0	–0.3 V-20 V	Pre-driver output
WH	38	0	–5 V-40 V	Pre-driver output
WHS	37	0	–5 V-40 V	Pre-driver reference
WL	8	0	–0.3 V-20 V	Pre-driver output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T _A	Operating temperature range	-40	125	°C
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	175	°C

6.2 ESD Ratings

			VALUE	UNIT
V	Electroptotic disphares (1)	Human body model (HBM)	±2000	N/
V _(ESD)	Electrostatic discharge ⁽¹⁾	Charged-device model (CDM)	±500	V

(1) Performance of ESD testing is according to the ACE-Q100 standard.

6.3	Thermal	Information

		DRV3210-Q1	
	THERMAL METRIC ⁽¹⁾	PHP (HTQFP)	UNIT
		48 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	26.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	11.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.2	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Electrical Characteristics

VB = 12 V, $T_A = -40^{\circ}C$ to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
WATCHDO	DG					
VSTN ⁽¹⁾	Function start VCC voltage RES		-	0.8	1.3	V
t _{ON} ⁽¹⁾	Power-on time RES		2.5	3	3.5	ms
t _{OFF} ⁽¹⁾	Clock-off reset time RES		64	80	96	ms
t _{RL} ⁽¹⁾	Reset-pulse low time RES	See Figure 1	16	20	24	ms
t _{RH} ⁽¹⁾	Reset-pulse high time RES		64	80	96	ms
t _{RES} ⁽¹⁾	Reset delay time RES		30	71.5	90	μs
P _{wth} ⁽¹⁾	Pulse duration PRN		2	-	-	μs
SPI						
f _{op}	SPI clock frequency			-	4	MHz
t _{lead}	Enable lead time		200	-	-	ns
t _{wait}	Wait time between two successive communications		5	-	-	μs
t _{lag}	Enable lag time		100	-	-	ns
t _{pw}	SCLK pulse duration		100	-	-	ns
t _{su}	Data setup time		100	-	-	ns
t _h	Data hold time		100	-	-	ns
t _{dis}	Data-output disable time		-	-	200	ns
t _{en}	Data-output enable time		-	-	100	ns
t _v	Data delay time, SCK to DOUT	$C_L = 50 \text{ pF}$, see Figure 23.	0	-	100	ns
CHARGE	PUMP					
Vchv1_0	Output voltage, PDCPV	VB = 5.3 V, load = 0 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F, R1 = R2 = 0 Ω	VB+7	VB+8	-	V
Vchv1_1	Output voltage, PDCPV	VB = 5.3 V, load = 5 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F, R1 = R2 = 0 Ω	VB+5.5	VB+6.5	-	V
Vchv1_2	Output voltage, PDCPV	VB = 5.3 V, load = 8 mA, C1 = C2 = 47 nF, CCP = 2.2 μ F, R1 = R2 = 0 Ω	VB+4.5	VB+5.5	-	V
Vchv2_0	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 12 \; V, \; load = 0 \; mA, \; C1 = C2 = \\ 47 \; nF, \\ CCP = 2.2 \; \muF, \; R1 = R2 = 0 \; \Omega \end{array}$	VB+10	VB+12	VB+14	V
Vchv2_1	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 12 \; V, \; load = 11 \; mA, \; C1 = C2 = \\ 47 \; nF, \\ CCP = 2.2 \; \muF, \; R1 = R2 = 0 \; \Omega \end{array}$	VB+9.5	VB+11.5	VB+13.5	V

(1) Specified by design.

Copyright © 2013–2016, Texas Instruments Incorporated



SLVSC08B - MAY 2013 - REVISED JULY 2016

www.ti.com

Electrical Characteristics (continued)

$VB = 12 V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	(unless otherwise specified)

,		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vchv2_2	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 12 \ V, \mbox{ load} = 18 \ \text{mA}, \mbox{ C1} = C2 = \\ 47 \ \text{nF}, \\ CCP = 2.2 \ \mu\text{F}, \ R1 = R2 = 0 \ \Omega \end{array}$	VB+9	VB+11	VB+13	V
Vchv3_0	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 18 \ V, \ \text{load} = 0 \ \text{mA}, \ C1 = C2 = \\ 47 \ \text{nF}, \\ CCP = 2.2 \ \mu\text{F}, \ R1 = R2 = 0 \ \Omega \end{array}$	VB+10	VB+12	VB+14	V
Vchv3_1	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 18 \ V, \ \text{load} = 13 \ \text{mA}, \ \text{C1} = \text{C2} = \\ 47 \ \text{nF}, \\ \text{CCP} = 2.2 \ \mu\text{F}, \ \text{R1} = \text{R2} = 0 \ \Omega \end{array}$	VB+10	VB+12	VB+14	V
Vchv3_2	Output voltage, PDCPV	$\label{eq:VB} \begin{array}{l} VB = 18 \ V, \ \text{load} = 22 \ \text{mA}, \ \text{C1} = \text{C2} = \\ 47 \ \text{nF}, \\ \text{CCP} = 2.2 \ \mu\text{F}, \ \text{R1} = \text{R2} = 0 \ \Omega \end{array}$	VB+10	VB+12	VB+14	V
VchvOV	Overvoltage detection threshold		35	37.5	40	V
VchvUV	Undervoltage detection threshold		VB+4	VB+4.5	VB+5	V
t _{chv}	Rise time	VB = 5.3 V, C1 = C2 = 47 nF, CCP = 2.2μ F, R1 = R2 = 0Ω , Vchv, UV released		1	2	ms
Ron	On-resistance, S1-S4	See Figure 10		8		Ω
HIGH-SIDE	PRE-DRIVER					
VOH_H	Output voltage, turnon side	Isink = 10 mA, PDCPV - xH		1.35	2.7	V
VOL_H	Output voltage, turnoff side	Isource = 10 mA, xH - xHS		25	50	mV
RONH_HP	On-resistance, turnon side (Pch)	U(V/W)H = PDCPV - 1 V		135	270	Ω
RONH_HN	On-resistance, turnon side (Nch)	U(V/W)H = PDCPV - 2.5 V		4	8	Ω
RONL_H	On-resistance turnoff side			2.5	5	Ω
t _{on_h1}	Turnon time	C_L = 12 nF, R_L = 0 Ω from 20% to 80%	50	-	200	ns
t _{off_h1}	Turnoff time	C_{L} = 12 nF, R_{L} = 0 Ω from 80% to 20%	50	-	200	ns
t _{h-ondly1}	Output delay time	C_L = 12 nF, R_L = 0 Ω to 20%, no dead time	-	200	-	ns
t _{h-offdly1}	Output delay time	C_L = 12 nF, R_L = 0 Ω to 80%, no dead time	-	200	-	ns
VGS_hs	Gate-source high -side voltage difference	xH-xHS	-0.3		18	V
LOW-SIDE	PRE-DRIVER					
VOH_L1	Output voltage, turnon side	VB = 12 V, Isink = 10 mA, xL - NGND	10	12	14	V
VOH_L2	Output voltage, turnon side	VB = 5.3 V, Isink = 10 mA, xL - NGND	5.5	7.5	10	V
VOL_L	Output voltage, turnoff side	Isource = 10 mA, xL - NGND	-	25	50	mV
RONH_L	On-resistance, turnon side		-	6	12	Ω
RONL_L	On-resistance, turnoff side			2.5	5	Ω
t _{on_l}	Turnon time	$\begin{array}{l} C_L = 18 \text{ nF, } R_L = 0 \ \Omega, \\ \text{from 20\% to 80\% of 12 V,} \\ \text{from 20\% to 80\% of 6 V (VB = 5.3 \\ V) \end{array}$	50	-	200	ns
t _{off_h}	Turnoff time	$\begin{array}{l} {\sf C}_{\sf L} = 18 \; {\sf nF}, \; {\sf R}_{\sf L} = 0 \; \Omega, \\ {\sf from \; 80\% \; to \; 20\% \; of \; 12 \; V}, \\ {\sf from \; 80\% \; to \; 20\% \; of \; 6 \; V \; (VB = 5.3 \\ {\sf V}) \end{array}$	50	-	200	ns
t _{l-ondly}	Output delay time	$\begin{array}{l} C_{L} = 18 \text{ nF, } R_{L} = 0 \ \Omega, \\ \text{to } 20\% \text{ of } 12 \text{ V}, \\ \text{to } 20\% \text{ of } V_{OH} = 6 \text{ V} (\text{VB} = 5.3 \text{ V}), \\ \text{no dead time} \end{array}$	-	200	-	ns



DRV3210-Q1 SLVSC08B – MAY 2013 – REVISED JULY 2016

www.ti.com

Electrical Characteristics (continued)

VB = 12 V, $T_A = -40^{\circ}$ C to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{l-offdly}	Output delay time	$\begin{array}{l} {C_{L}} = 18 \text{ nF}, \text{ R}_{L} = 0 \ \Omega, \\ \text{to } 80\% \text{ of } 12 \text{ V}, \\ \text{to } 80\% \text{ of } \text{V}_{\text{OH}} = 6 \text{ V} \ (\text{VB} = 5.3 \text{ V}), \\ \text{no dead time} \end{array}$	-	200	-	ns
t _{diff1}	Differential time1	(Th-on) - (Tl-off), no dead time, See Figure 3	-200	0	200	ns
t _{diff2}	Differential time2	(TI-on) - (TI-off), no dead time, See Figure 3	-200	0	200	ns
t _{dead}	Dead time	OSC1 = 10 MHz SPI register PDCFG.DEADT	2 1.5 1 0.5		2.2 1.7 1.2 0.7	μs
PHASE CO	MPARTOR				*	
Viofs	Input offset voltage		-15	-	15	mV
Vinm1	Input voltage range, PHTM	VB = 6 V - 28.5 V	1.3	-	4.5	V
Vinm2	Input voltage range, PHTM	VB = 5.3 V	1.3	-	4.2	V
Vinp	Input voltage range, PHxM		-1	-	VB	V
Vhys	Threshold hysteresis voltage	SPI register SPARE. SEL_COMP_HYS	-	0	-	mV
12.5	25	50				
25	50	100				
50	100	200				
V _{OH}	Output high voltage	lsink = 2.5 mA	0.9 × VCC	-	-	V
V _{OL}	Output low voltage	Isource = 2.5 mA	-	-	0.1 × VCC	V
t _{res_tr}	Response time, rising	C _L = 100 pF	-	0.7	1.5	μs
t _{res_tf}	Response time, falling	C _L = 100 pF	-	0.7	1.5	μs
	URRENT SENSE					
VOfs	Input offset voltage		-5		5	mV
VO_0	Output voltage, ALV	Imotor = 0 A, SPI register CSCFG. CSOFFSET	-	0.5 1 1.5 2 2.5	-	V
VLine	Linearity, ALV	Rshunt = 1 mΩ, R11 = R12 = 1 kΩ, R21 = R22 = 30 kΩ	29.4	30	30.6	mV/A
VGain	Gain		10	30	-	V/V
Tset_TR1	Settling time (rise), ALV ±1%	Rshunt = 1 m Ω , VGain = 30, C _L = 100 pF, Imotor = 0 A \rightarrow 30 A, (ALV: 1 V \rightarrow 1.9 V, AREF = 1 V)	-	1	2.5	μs
Tset_TR2	Settling time(rise), ALV ±1%	$\label{eq:constraint} \begin{array}{l} \text{Rshunt} = 1 \ \text{m}\Omega, \ \text{VGain} = 30, \ \text{C}_{\text{L}} = \\ 100 \ \text{pF}, \\ \text{Imotor} = 0 \ \text{A} \rightarrow 100 \ \text{A}, \\ (\text{ALV: 1 V} \rightarrow 4 \ \text{V}, \ \text{AREF} = 1 \ \text{V}) \end{array}$	-	1	2.5	μs
Tset_TF1	Settling time(fall), ALV ±1%	$\label{eq:constraint} \begin{array}{l} \text{Rshunt} = 1 \ \text{m}\Omega, \ \text{VGain} = 30, \ \text{C}_{\text{L}} = \\ 100 \ \text{pF}, \\ \text{Imotor} = 30 \ \text{A} \rightarrow 0, \\ (\text{ALV: } 1.9 \ \text{V} \rightarrow 1 \ \text{V}, \ \text{AREF} = 1 \ \text{V}) \end{array}$	-	1	2.5	μs
Tset_TF2	Settling time(fall), ALV ±1%	$ \begin{array}{l} \text{Rshunt}=1 \ \text{m}\Omega, \ \text{VGain}=30, \ \text{C}_{\text{L}}=100 \ \text{pF}, \\ \text{Imotor}=100 \ \text{A} \rightarrow 0, \\ (\text{ALV: .4 V} \rightarrow 1 \ \text{V}, \ \text{AREF}=1 \ \text{V}) \end{array} $	-	1	2.5	μs

Copyright © 2013–2016, Texas Instruments Incorporated



SLVSC08B-MAY 2013-REVISED JULY 2016

www.ti.com

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVADth	Overcurrent threshold	Rshunt = 1 m Ω , VGain = 30, AREF = 1 V, ADTH = 2.5 V, SPI register FLTCFG. MTOCTH, OVADth = (2 × ADTH AREF) / (Rshunt × VGain)	119.7	133	146.3	A
TDEL_OV AD	Propagation delay (rise or fall)		-	-	1.5	μs
tfiltMTOC	filtering time	OSC1 = 9 MHz-11 MHz	0.8	1	1.2	μs
VCC		•				
VCC1	Output Voltage		4.9	5	5.1	V
VCC2	Output Voltage	VB = 4.5 V, ILVCC = 50 mA	4.1		4.5	V
ILVCC	Load Current		50	-	-	mA
VLRVCC	Load regulation	ILVCC = 50 mA	-50	-	50	mV
CVCC	External Capacitance			10		μF
VCCUV	Under voltage detection threshold	SPI register FLTCFG. VCCUVTH	3.7 3.9	4 4.2	4.3 4.5	V
VCCUVHY S	Under voltage detection threshold hysteresis		50	100	200	mV
VCCOV	Overvoltage detection threshold		6	6.5	7	V
VCCOC	Current Limit		100	150	300	mA
Tvcc1	Rise Time	VCC > VCCUV, CVCC = 10 μ F			0.5	ms
VDD		•	+			
VDD	Output Voltage		3	3.3	3.6	V
CVDD	Load Capacitance			1		μF
VDDUV	Under voltage detection threshold		2.1	2.3	2.5	V
VDDOV	Overvoltage detection threshold		4	4.3	4.6	V
Tvdd	Rise Time	VDD > VDDUV, CVDD=1µF			100	μs
VB MONITO	DR					
VBOV	VB overvoltage detection threshold level		26.5	27.5	28.5	V
VBUV	VB Undervoltage detection threshold level	SPI register FLTCFG. VBUVTH	3.65 4.15 4.65 5.15	4 4.5 5 5.5	4.35 4.85 5.35 5.85	V
THERMAL	SHUT DOWN	I				
TSD	Thermal shut down threshold level		155	175	195	°C
TSDhys	Thermal shut down hysteresis		5	10	15	°C
OSCILLAT		1		-	-	
OSC1	OSC1 frequency		9	10	11	MHz
OSC2	OSC2 frequency		-	10		MHz
		l.				
V _{IH}	Input threshold logic high		0.7 × VCC			V
V _{IL}	Input threshold logic low				0.3 × VCC	V
n∟ Ru or Rd	Input pullup or pulldown resistance		50	100	150	kΩ
		1				
V _{OH}	Output level logic high	lsink = 2.5 mA	0.9 × VCC			V
V _{OL}	Output level logic low	Isource = 2.5 mA			0.1 × VCC	V
						v
R_RES	Pull up Resistor		2	3	4	kΩ
N_NLO			۷.	5	4	N77

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics (continued)

VB = 12 V, $T_A = -40^{\circ}C$ to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Output level logic low	Isource = 2 mA		0.	.1 × VCC	V


6.5 Supply Voltage and Current

VB = 12 V, $T_A = -40^{\circ}$ C to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY INPU	г					
VB1 ⁽¹⁾	VB supply voltage (motor operation)	Full device functionality	5.3	12	18	V
VB2 ⁽¹⁾	VB supply voltage (MCU operation)	Full device functionality	4.5	12	18	V
VB3 ⁽²⁾	VB supply voltage		18	-	28.5	V
lvb	VB operating current	ENABLE = High, no PWM	-	18	27	mA
lvbq	VB quiescent current	ENABLE = Low	-	50	100	μA

(1) Performance of supply voltage 5.3 to 18 V is according to the ACE-Q100 (Grade 1) standard.

(2) Specified by design.




NOTE: VCC undervoltage condition sets $\overline{\text{RES}}$ = Low.


Figure 1. Watchdog Timing Chart



DRV3210-Q1 SLVSC08B – MAY 2013–REVISED JULY 2016

www.ti.com









Figure 3. Delay Time From Input to Output



TEXAS INSTRUMENTS


www.ti.com

TEXAS INSTRUMENTS

DRV3210-Q1

SLVSC08B - MAY 2013 - REVISED JULY 2016





(1) MCU must set the FLTCFG.FLGLATCH_EN bit to 1 to get the latch-type operation shown in this figure.

(2) When MTOC condition is detected, FAULT is asserted to low if FE_MTOC bit is 1.

(3) When MTOC condition is detected, Pre Driver is disabled if SE_MTOC is 1.

Figure 6. Motor Overcurrent Event





Figure 7. I/O ENABLE Timing Chart



7 Detailed Description

7.1 Functional Block Diagram



SLVSC08B-MAY 2013-REVISED JULY 2016

www.ti.com

INSTRUMENTS

Texas

7.2 Feature Description

7.2.1 Watchdog

A watchdog monitors the PRN signal and VCC supply level and generates a reset to the MCU via the $\overline{\text{RES}}$ pin if the status of PRN is not normal or if VCC is lower than the specified threshold level. Detection of a special pattern on the PRN input during power up can disable the watchdog.




Figure 8. Watchdog Block Diagram



Feature Description (continued)

7.2.2 Serial Port I/F

Setting device configuration and reading out diagnostic information is via SPI. SPI operates in slave mode. SPI uses four signals according to the timing chart of Figure 2.




Figure 9. Block Diagram of SPI

7.2.2.1 CS - Chip Select

The MCU uses \overline{CS} to select the IC. \overline{CS} is normally high, and communication is possible only when it is forced low. When \overline{CS} falls, communication between the IC and the MCU starts. The transmitted data are latched and the DOUT output pin comes out of high impedance. When \overline{CS} rises, communication stops. The DOUT output pin goes into high impedance. The next falling edge starts another communication. There is a minimum waiting time between the two communications (t_{wait}). The pin has an internal pullup.

7.2.2.2 SCK - Synchronization Serial Clock

The MCU uses SCK to synchronize communication. SCK is normally low, and the valid clock-pulse number is 16. At each falling edge, the MCU writes a new bit on the DIN input, and the IC writes a new bit on the DOUT output pin. At each rising edge, the IC reads the new bit on DIN, and the MCU reads the new bit on DOUT. The maximum clock frequency is 4 MHz. The pin has an internal pulldown.

7.2.2.3 DIN - Serial Input Data

DIN receives 16-bit data. The order of received bits is from the MSB (first) to the LSB (last). The pin has an internal pulldown. Update of the internal register with the received bits occurs only if the number of clock pulses is 16 while \overline{CS} is low.

7.2.2.4 DOUT - Serial Output Data

DOUT transmits 16-bit data. It is a three-state output, and it is in the high-impedance state when \overline{CS} is high. The order of serial data-bit transmission is from the MSB (first) to the LSB (last).

SLVSC08B - MAY 2013 - REVISED JULY 2016

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

7.2.3 Charge Pump

The charge-pump block generates a supply for the high-side and low-side pre-drivers to maintain the gate voltage on the external FETs. Use of an external storage capacitor (CCP) and bucket capacitors (C1, C2) supports pre-driver slope and switching-frequency requirements. R1 and R2 reduce switching current if required. The charge pump has voltage-supervisor functions such as over- and undervoltage, and selectable stop conditions for pre-drivers.




Figure 10. Charge-Pump Block Diagram



Feature Description (continued)

7.2.4 Pre-Driver

The pre-driver block provides three high-side pre-drivers and three low-side pre-drivers to drive external Nchannel MOSFETs. The turnon side of the high-side pre-drivers supplies the large N-channel transistor current for quick charge, and PMOS supports output voltages up to PDCPV. The turnoff side of the high-side pre-drivers supplies the large N-channel transistor current for quick discharge. The low-side pre-drivers supply the large Nchannel transistor current for charge and discharge. VCP12 (created by a charge pump) controls the output voltage of the low-side pre-driver to output less than 18 V. The pre-driver has a stop condition in some fault conditions (*Fault Detection*) and SPI set (*Serial Port I/F*).




Figure 11. Pre-Driver Block Diagram

SLVSC08B-MAY 2013-REVISED JULY 2016

TEXAS INSTRUMENTS

www.ti.com

Feature Description (continued)

7.2.5 Phase Comparator

The three-channel comparator module monitors the external FETs by detecting the drain-source voltage across the high-side and low-side FETs. PHTM is the threshold level of the comparators usable for sensorless communication. Figure 12 shows an example of the threshold level.





Figure 12. Phase Comparator Block Diagram



Feature Description (continued)

7.2.6 Motor-Current Sense

The operational amplifier operates with an external-resistor network for higher flexibility to adjust the current measurement to application requirements. The first-stage amplifier operates with the external resistor and the output voltage up to VB at ALFB. External resistors can adjust amplifier gain by 10 to 30 times. The second-stage amplifier is buffered to MCU at ALV. The current sense has a comparator for motor overcurrent (OVAD). ADTH is the overcurrent threshold level and set value by SPI. Figure 13 shows the curve of the detection level. ALFB is divided by 2. Compare this value with ADTH. In recommended application, zero-point adjustment is required as large-error offset in initial condition.





SLVSC08B - MAY 2013 - REVISED JULY 2016




Feature Description (continued)

7.2.7 Regulators

The regulator block offers 5-V LDO and 3.3-V LDO. The VCC LDO regulates VB down to 5 V with an external PNP controlled by the regulator block. The 5-V LDO is supplied to MCU and other components.

The VDD regulator regulates VB down to 3.3 V with internal FET and controller. The 5-V LDO is protected against short to GND fault. Overvoltage and under voltage events of both supplies are detected. The under voltage of the 5-V LDO is set by SPI.








Figure 15. VDD Block Diagram



Feature Description (continued)

7.2.8 VB Monitor

The VB monitoring system has two comparators for under- and overvoltage, and has a pre-driver stop-controlling system. Overvoltage provides a selectable pre-driver stop condition (SPI control), while undervoltage must stop pre-driver operation under detection (no selectable). The system should return to normal operation automatically after the undetected level.




Figure 16. VB Monitor Block Diagram

7.2.9 Thermal Shutdown

The device has temperature sensors that produce pre-driver stop condition if the chip temperature exceeds 175 degrees.




Figure 17. Thermal Shutdown Block Diagram

SLVSC08B-MAY 2013-REVISED JULY 2016

FEXAS

www.ti.com

Feature Description (continued)

7.2.10 Oscillator

The oscillator block generates two 10-MHZ clock signals. OSC1 is the primary clock used for internal logicsynchronization and timing control. OSC2 is the secondary clock used to monitor the status of OSC1.







Figure 18. Oscillator Block Diagram







* V5INT is the internal power supply.






Figure 20. Output Buffer1 Block Diagram





Feature Description (continued)




Figure 21. Output Buffer2 Block Diagram




Figure 22. Output Buffer3 Block Diagram

Table 1. Recommended Pin Termination

PIN NAME	DESCRIPTION	TERMINATION
TEST	Test mode input	OPEN

7.2.12 Fault Detection

Table 2. Fault Detection

ITEMS	SPI FLTFLG	Pre Driver ⁽¹⁾	FAULT ⁽²⁾	RES	Others
VB - Overvoltage	VBOV	Disable	L	н	
VB - Undervoltage	VBUV	Disable	L	н	
CP - Overvoltage	CPOV	Disable	L	н	
CP - Undervoltage	CPUV	Disable	L	н	
VCC - Overvoltage	VCCOV	Disable	L	н	
VCC - Under Voltage	-	Disable ⁽³⁾	Н	L	
VCC - Overcurrent	VCCOC	Disable	L	н	
Motor - Overcurrent	MTOC	Disable	L	н	
VDD - Overvoltage	VDDOV	Disable	L	н	
VDD - Undervoltage	-	Disable ⁽³⁾	Н	L	
Thermal shutdown	TSD	Disable	L	н	
Watch Dog	-	-	Н	L	
Clock Monitor	-	-	Н	L	
SPI format error	-	-	Н	н	SPI serial out error bit

(1) Pre-driver is disabled if the conditions occur and SDNEN register bits are 1.

(2) FAULT pin is asserted to low if the conditions occur and FLTEN register bits are 1.

(3) Pre-driver is disabled by VCC undervoltage and VDD undervoltage conditions regardless of SPI register setting.

DRV3210-Q1 SLVSC08B - MAY 2013 - REVISED JULY 2016

www.ti.com

7.3 Register Maps

					put i ormat			
	MSB	D14	D13	D12	D11	D10	D9	D8
DIN	RW[1]	RW[0]	Addr[5]	Addr[4]	Addr[3]	Addr[2]	Addr[1]	Addr[0]
	D7	D6	D5	D4	D3	D2	D1	LSB
DIN	Data[7]	Data[6]	Data[5]	Data[4]	Data[3]	Data[2]	Data[1]	Data[0]

Table 3. SPI Serial Input Format

Table 4. SPI Serial Output Data Format

	MSB	D14	D13	D12	D11	D10	D9	D8
DOUT	0	Frame fault	0	0	0	0	0	1
	D7	D6	D5	D4	D3	D2	D1	LSB
DOUT	Data[7]	Data[6]	Data[5]	Data[4]	Data[3]	Data[2]	Data[1]	Data[0]

SPI serial input and output format

- RW[1:0] : 01: write mode; 00: read mode
- Addr[5:0] : Address of SPI access
- Data[7:0] : Input data to write or output data to read
- Frame fault : 0: No error exists in the previous SPI frame.
 - : 1: Error exists in the previous SPI frame.

Table 5. SPI Register Map

Register Name	Addr (Hex)	b7	b6	b5	b4	b3	b2	b1	b0	Reset (Hex)
Reserved	00				RS	VD				00
CFGUNLK	01		RSVD)			CF	GUNLK		00
FLTCFG	02	FLGLATCH_EN	GLATCH_EN MTOCTH RSVD VCCUVTH VBUVTH						VTH	00
Reserved	03				RS	VD		L		00
FLTEN0	04	FE_MTOC	FE_VCCOC	FE_VCCOV	FE_VDDOV	FE_CPOV	FE_CPUV	FE_VBOV	FE_VBUV	FF
FLTEN1	05				RSVD				FE_TSD	01
SDNEN0	06	SE_MTOC	SE_VCCOC	SE_VCCOV	SE_VDDOV	SE_CPOV	SE_CPUV	SE_VBOV	SE_VBUV	FF
SDNEN1	07		•		RSVD		SE_TSD			
FLTFLG0	08	MTOC	VCCOC	VCCOV	VDDOV	CPOV	CPUV	VBOV	VBUV	00
FLTFLG1	09				RSVD			L	TSD	00
CSCFG	0A			RSVD				CSOFFSET		00
PDCFG	0B			RSVE)			DEA	DT	00
DIAG	0C		RSVD VCCUVRST WDTRST							00
SPARE	0D		SPARE SEL_COMP_HYS							00
Reserved	0E-3F				RS	VD				00

7.3.1 Register Descriptions

Access type: R = Read and W = Write.

Reserved register: Read of reserved bits return 0 and write has no effect.

7.3.1.1 CFGUNLK (address 0x01): Configuration Unlock Register

Bit	Name	Туре	Reset	Description
3:0	CFGUNLK	RW	0000	DRV3210-Q1 SPI register map has lock and unlock mode, and it is in lock mode by default. MCU can write values of the following registers in unlock mode;
				• FLTCFG
				FLTEN0 and FLTEN1
				SDNEN0 and SDNEN1
				• CSCFG



Not Recommended for New Designs

DRV3210-Q1

SLVSC08B-MAY 2013-REVISED JULY 2016

Bit	Name	Туре	Reset	Description
				• PDCFG
				• WDCFG
				In lock mode, read returns the values, but writing the registers have no effect.
				Device enters unlock mode by writing 0x5, 0x8, 0x7 to CFGUNLK register in series. Device exits from unlock mode by writing 0x0.

7.3.1.2 FLTCFG (address 0x02): Fault Detection Configuration Register

Bit	Name	Туре	Reset	Description
7	FLGLATCH_EN	RW	0	Fault-flag (FLTFLG*) latch enable
				0: Fault events do not latch fault-flag register bits.
				1: Latching of fault-flag register bits by the fault events occurs. The flag bits remain asserted until cleared.
6:4	МТОСТН	RW	000	Motor overcurrent detection threshold 000: 2 V 001: 2.5 V 010: 3 V 011: 3.5 V 100: 4 V Others: 2 V
3	RSVD	R	0	Reserved
2	VCCUVTH	RW	0	VCC undervoltage detection threshold 0: 4 V 1: 4.2 V
1:0	VBUVTH	RW	00	VB undervoltage detection threshold 00: 4 V 01: 4.5 V 10: 5 V 11: 5.5 V

7.3.1.3 FLTEN0 (address 0x04): FAULT Pin Enable Register 0


Bit	Name	Туре	Reset	Description
7	FE_MTOC	RW	1	FAULT pin enable of FLTFLG0 register bits.
6	FE_VCCOC	RW	1	0: Assertion of the FAULT pin does not occur when the fault flag bit is 1
5	FE_VCCOV	RW	1	1: Assertion of the FAULT pin to low level occurs when the fault flag bit is 1. See Figure 23
4	FE_VDDOV	RW	1	
3	FE_CPOV	RW	1	
2	FE_CPUV	RW	1	
1	FE_VBOV	RW	1	
0	FE_VBUV	RW	1	

7.3.1.4 FLTEN1 (address 0x05): FAULT Pin Enable Register 1

Bit	Name	Туре	Reset	Description
7:1	RSVD	R	0000 000	Reserved
0	FE_TSD	RW		FAULT pin enable of TSD flag bit 0: Assertion of the FAULT pin does not occur when the fault flag bit is 1 1: Assertion of the FAULT pin to low level occurs when the TSD flag bit is 1. See Figure 23

TEXAS INSTRUMENTS

www.ti.com






7.3.1.5 SDNEN0 (address 0x06): Pre-Driver Shutdown Enable Register 0

Bit	Name	Туре	Reset	Description
7	SE_MTOC	RW	1	Pre-driver shutdown enable of FLTFLG0 register bits
6	SE_VCCOC	RW	1	0: Disabling of the pre-driver outputs does not occur when the fault flag bit is 1.
5	SE_VCCOV	RW	1	1: Disabling of the pre-driver outputs occurs when the fault flag bit is 1. Both the high-side and low-side FETs turn off.
4	SE_VDDOV	RW	1	See Figure 24.
3	SE_CPOV	RW	1	
2	SE_CPUV	RW	1	
1	SE_VBOV	RW	1	
0	SE_VBUV	RW	1	

7.3.1.6 SDNEN1 (address 0x07): Pre-Driver Shutdown Enable Register 1

Bit	Name	Туре	Reset	Description
7:1	RSVD	R	0000 000	Reserved
0	SE_TSD	RW	1	Pre-driver shutdown enable of TSD flag bits 0: Disabling of the pre-driver outputs does not occur when the TSD flag bit is 1. 1: Disabling of the pre-driver outputs occurs when the TSD flag bit is 1. Both the high-side and low-side FETs turn off. See Figure 24.







7.3.1.7 FLTFLG0 (address 0x08): Fault Flag Register 0

Bit	Name	Type ⁽¹⁾	Reset	Description
				Fault flag bits of the following conditions; ⁽²⁾
7	MTOC	RW	0	MTOC: Motor overcurrent. (OVAD)
6	VCCOC	RW	0	VCCOC: VCC overcurrent
5	VCCOV	RW	0	VCCOV: VCC overvoltage
4	VDDOV	RW	0	VDDOV: VDD overvoltage
3	CPOV	RW	0	CPOV: Charge-pump overvoltage
2	CPUV	RW	0	CPUV: Charge-pump undervoltage
1	VBOV	RW	0	VBOV: VB overvoltage
0	VBUV	RW	0	VBUV: VB undervoltage
				If FLTCFG.FLGLATCH_EN = 1
				0: Read = No fault condition exists since last cleared.
				Write = No effect
				1: Read = Fault condition exists.
				Write = Clear the flag.
				If FLTCFG.FLGLATCH_EN = 0
				0: Read = No fault condition
				Write = No effect
				1: Read = Fault condition
				Write = No effect

(1) R: Read, W: Write

(2) Assertion of the fault flags may occur during power up.

7.3.1.8 FLGFLT1 (address 0x09): Fault Flag Register 1

Bit	Name	Type ⁽¹⁾	Reset	Description
7:1	RSVD	R	0000 000	Reserved
0	VBUV	RW	1	Fault flag bit of thermal shutdown condition. ⁽²⁾ If FLTCFG.FLGLATCH_EN = 1
				0: Read = No fault condition exists since last cleared.
				Write = No effect
				1: Read = Fault condition exists.
				Write = Clear the flag
				If FLTCFG.FLGLATCH_EN = 0
				0: Read = No fault condition
				Write = No effect
				1: Read = Fault condition
				Write = No effect

(1) R: Read, W: Write

(2) Assertion of the fault flags may occur during power up.





Figure 25. SPI Data-Out Timing Chart of Fault Flag Registers

Not Recommended for New Designs



www.ti.com



(2) Disabling of pre-driveroccurs if SDNEN = 1.

Figure 26. FLGFLG and FLGLATCH_EN

7.3.1.9 CSCFG (address 0x0A): Current Sense Configuration Register

Bit	Name	Type ⁽¹⁾	Reset	Description
7:3	RSVD	R	0000 0	Reserved
2:0	CSOFFSET	RW	000	Current-sense offset 000: 0.5 V 001: 1 V 010: 1.5 V 011: 2 V 100: 2.5 V Others: 0.5 V

(1) R: Read W: Write

7.3.1.10 PDCFG (address 0x0B): Pre-Driver Configuration Register

Bit	Name	Type ⁽¹⁾	Reset	Description
7:2	RSVD	R	0000 00	Reserved
1:0	DEADT	RW	00	Dead time (= t_{dead}) 00: 2 µs 01: 1.5 µs 10: 1 µs 11: 0.5 µs The actual dead time has ±0.2 µs variation from the typical value.

(1) R: Read W: Write

7.3.1.11 DIAG (address 0x0C): Diagnosis Register

Bit	Name	Туре	Reset	Description
7:3	RSVD	R	0000 0	Reserved
2	VCCUVRST	R	0	nRES reset source information
1	WDTRST	R	0	Bit 2 = VCCUVRST - VCC undervoltage
0	CMRST	R	0	Bit 1 = WDTRST - watchdog timer
				Bit 0 = CMRST - clock monitor

Copyright © 2013–2016, Texas Instruments Incorporated

Not Recommended for New Designs



DRV3210-Q1

SLVSC08B-MAY 2013-REVISED JULY 2016

www.ti.com

Bit	Name	Туре	Reset	Description
				0: Read = Reset has not occurred.
				Write = No effect
				1: Read = A corresponding reset source caused the last reset condition.
				Write = No effect
				Read access to this register clears the bits.

7.3.1.12 SPARE (address 0x0D): Spare Register

Bit	Name	Type ⁽¹⁾	Reset	Description
7:2	SPARE	RW	0000 00	Spare registers for future use. Read and write have no effect.
1:0	SEL_COMP_HYS	RW	00	Select phase comparator hysteresis voltage. The following show the typical values. 00: 0 V 01: 25 mV 10: 50 mV 11: 100 mV

(1) R: Read W: Write



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application




Figure 27. Typical Application Schematic



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

9.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

9.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



28-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV3210QPHPQ1	NRND	HTQFP	PHP	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV3210	
DRV3210QPHPRQ1	NRND	HTQFP	PHP	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV3210	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

28-Jun-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PHP (S-PQFP-G48)

 $\textbf{PowerPAD}^{\,\mathbb{M}} \quad \textbf{PLASTIC} \ \textbf{QUAD} \ \textbf{FLATPACK}$



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PHP (S-PQFP-G48)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



B Tie strap features may not be present.







NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated