

Technical documentation





TRS3243E SLLS789E – APRIL 2007 – REVISED DECEMBER 2022

TRS3243E 3-V to 5.5-V Multichannel RS-232 Line Driver or Receiver With ±15-kV IEC ESD Protection

1 Features

Texas

INSTRUMENTS

- Single-chip and single-supply interface for IBM[™] PC/AT[™] serial port
- ESD Protection for RS-232 bus pins
 - ±15-kV Human-body model (HBM)
 - ±8-kV IEC61000-4-2, Contact discharge
 - ±15-kV IEC61000-4-2, Air-gap discharge
- Meets or exceeds requirements of TIA/EIA-232-F and ITU v.28 standards
- Operates with 3-V to 5.5-V V_{CC} supply
- Always-active noninverting receiver output (ROUT2B)
- Designed to transmit at a data rate up to 500 kbit/s
- Low standby current: 1 µA typical
- External capacitors: 4 × 0.1 µF
- Accepts 5-V logic input with 3.3-V supply
- Designed to be interchangeable with industry standard '3243E devices
- Serial-mouse driveability
- Auto-powerdown feature to disable driver outputs when no valid RS-232 signal is sensed
- Package options include plastic small-outline (DW), shrink small-outline (DB), and thin shrink small-outline (PW)

2 Applications


- Battery-powered systems
- Personel electronics
- Notebooks
- Laptops
- Palmtop PCs
- · Hand-held equipment

3 Description

The TRS3243E device consists of three line drivers. five line receivers, and a dual charge-pump circuit with ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection on serial-port connection pins. The device meets the requirements of TIA/ EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches that needed for the typical serial port used in an IBM PC/AT, or compatible. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
	SSOP (DB)	10.20 mm × 5.30 mm		
TRS3243E	SOIC (DW)	17.90 mm x 7.50mm		
K33243E	TSSOP (PW)	9.70 mm x 4.40 mm		
	VQFN (RHB)	5.00 mm x 5.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Circuit



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications
6.1 Absolute Maximum Ratings6
6.2 ESD Ratings6
6.3 ESD Ratings - IEC Specifications6
6.4 Recommended Operating Conditions7
6.5 Thermal Information7
6.6 Electrical Characteristics8
6.7 Switching Characteristics9
7 Parameter Measurement Information10

8 Detailed Description	13
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Device Functional Modes	
9 Application and Implementation	15
9.1 Typical Application	
10 Device and Documentation Support	18
10.1 Receiving Notification of Documentation Updates	18
10.2 Support Resources	18
10.3 Trademarks	
10.4 Electrostatic Discharge Caution	18
10.5 Glossary	18
11 Mechanical, Packaging, and Orderable	
Information	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (October 2022) to Revision E (December 2022)	Page
•	Changed Table 9-1 to match revision C of the data sheet. V _{CC} column: 3 V ± 5.5 V to: 3 V to 5.5 V and 0	 C1
	column value: 0.47 μF to: 0.047 μF	15

С	hanges from Revision C (September 2011) to Revision D (October 2022)	Page
•	Deleted the Ordering Information table	1
•	Added Device Information table, Pin Configuration and Functions section, Feature Description section,	
	Device Functional Modes, Application and Implementation section, Device and Documentation Support	
	section, and Mechanical, Packaging, and Orderable Information section.	1
•	Changed the front page image from Block Diagram to Simplified Circuit	1
	Added the ESD Ratings - IEC Specifications table	
	Changed the ICC Supply current auto-powerdown disabled MAX value from 1 mA to 1.2 mA in the Elect	
	Characteristics	

CI	nanges from Revision B (July 2009) to Revision C (September 2011)	Page
•	Deleted "VALID RIN RS-232 LEVEL" from INPUTS	14
•	Deleted "ROUT2B is active" RECEIVER STATUS and combined ROUT outputs	14
•	Added table "ROUT2B and INVALID Outputs" defining truth for ROUT2B and INVALID outputs.	14



5 Pin Configuration and Functions




Figure 5-1. DB, DW, or PW Package, 28 Pin (SSOP, SOIC, TSSOP) (Top View)

Table 5-1. Pin Functions

PIN NO. NAME		ТҮРЕ	DESCRIPTION	
			DESCRIPTION	
1	C2+	—	Positive terminal of the voltage-doubler charge-pump capacitor	
2	C2-	—	Negative terminal of the voltage-doubler charge-pump capacitor	
3	V-		Negative charge pump output voltage	
4	RIN1			
5	RIN2]		
6	RIN3	1	RS-232 receiver inputs	
7	RIN4	1		
8	RIN5	1		
9	DOUT1			
10	DOUT2	0	RS-232 driver outputs	
11	DOUT3	1		
12	DIN3			
13	DIN2	1	Driver inputs	
14	DIN1			
15	ROUT5			
16	ROUT4			
17	ROUT3	0	Receiver outputs	
18	ROUT2			
19	ROUT1			
20	ROUT2B	_	Always-active noninverting receiver output;	
21	INVALID	0	Invalid Output Pin	
22	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)	
23	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)	
24	C1-	_	Negative terminal of the voltage-doubler charge-pump capacitor	
25	GND	_	Ground	
26	V _{cc}	_	3-V to 5.5-V supply voltage	
27	V+	_	Positive charge pump output voltage	
28	C1+	_	Positive terminal of the voltage-doubler charge-pump capacitor	






Figure 5-2. RHB Package, 32 Pin (VQFN) (Top View)

PIN			
NO.	NAME	TYPE	DESCRIPTION
1	RIN1		RS-232 receiver inputs
2	RIN2		
3	RIN3	1	
4	RIN4	-	
5	RIN5	-	
6	DOUT1		
7	DOUT2	0	RS-232 driver outputs
8	DOUT3		
9	NC	—	Not connected internally
10	DIN3		
11	DIN2	I	Driver inputs
12	DIN1		
13	ROUT5		
14	ROUT4	0	Receiver outputs
15	ROUT3	-	
16	NC	—	Not connected internally
17	ROUT2	0	Receiver outputs
18	ROUT1	0	
19	ROUT2B	0	Always-active noninverting receiver output
20	INVALID	0	Invalid Output Pin
21	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)
22	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)
23	C1-	—	Negative terminal of the voltage-doubler charge-pump capacitor
24	GND	—	Ground
25	NC	—	Not connected internally
26	V _{CC}	—	3-V to 5.5-V supply voltage
27	V+	-	Positive charge pump output voltage



Table 5-2. Pin Functions (continued)

F	PIN	TYPE	DESCRIPTION	
NO.	NAME		DESCRIPTION	
28	C1+	—	Positive terminal of the voltage-doubler charge-pump capacitor Negative terminal of the voltage-doubler charge-pump capacitor Negative charge pump output voltage Not connected internally	
29	C2+	_		
30	C2-	_		
31	V-	_		
32	NC	_		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		-0.3	6	V
V+	Positive output supply voltage ⁽²⁾		-0.3	7	V
V–	Negative output supply voltage ⁽²⁾	.)		-7	V
V+ – V–	Output supply voltage difference ⁽²⁾			13	V
V	Input voltage	Driver (FORCEOFF, FORCEON)	-0.3	6	V
V	input voltage	Receiver	-25	25	
V	Output voltage	Driver	-13.2	13.2	V
Vo	Output voltage	Receiver (INVALID)	-0.3	V _{CC} + 0.3	
T _{stg}	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to network GND.

6.2 ESD Ratings

				VALUE	UNIT				
Driver Section									
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ES output pins	±15,000	V					
Receive	Receiver Section								
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	Receiver input pins	±15,000	V				

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings - IEC Specifications

	VALUE	UNIT							
Driver Section									
V	Electrostatic discharge	IEC61000-4-2, Air-Gap Discharge ⁽¹⁾	Driver outputs pins	±15	kV				
V _(ESD) Electrostatic discharge	IEC61000-4-2, Contact Discharge ⁽¹⁾		±8						
Receive	Receiver Section								
V	Electrostatic discharge	IEC61000-4-2, Air-Gap Discharge ⁽¹⁾	Receiver input pins	±15	kV				
V _(ESD)	Electrostatic discharge	IEC61000-4-2, Contact Discharge ⁽¹⁾		±8	KV				

For the DB, PW and RHB package only: A minimum of 1-µF capacitor between V_{CC} and GND is required to meet the specified IEC 61000-4-2 rating



6.4 Recommended Operating Conditions

See Figure 9-1⁽¹⁾

				MIN	NOM	МАХ	UNI T
	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	v
	Supply voltage	Supply Voltage				5.5	ľ
V	Driver and control high-level	DIN, FORCEOFF, FORCEON	V _{CC} = 3.3 V	2			v
V _{IH}	input voltage		V _{CC} = 5 V	2.4			v
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				0.8	v
VI	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	V
т	Operating free air temperatur	Operating free-air temperature TRS3243EC TRS3243EI				70	°C
T _A	Operating nee-an temperatur					85	

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

6.5 Thermal Information

	THERMAL METRIC ⁽¹⁾	VQFN (RHB)	TSSOP (PW)	SOIC (DW)	DB (SSOP)	UNIT
		32 PINS	28 PINS	28 PINS	28 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	34.1	70.3	59.0	76.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.9	21.0	28.8	35.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	14.6	29.2	30.3	37.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.5	1.3	7.8	7.4	°C/W
Ψјв	Junction-to-board characterization parameter	14.6	28.8	30.0	37.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.1	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



6.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1)⁽²⁾

	mmended ranges of supply PARAMETER	TEST CONDITIO		MIN	TYP ⁽¹⁾	MAX		
	Input leakage current	FORCEOFF, FORCEON	TEST CONDITION		WIIN	±0.01	±1	μΑ
<u>1</u>		Auto-powerdown disabled	No load, FORCEOFF and FORCEO For DB, PW and RHB pac			0.3	1.2	mA
I _{CC}	Supply current	Auto-powerdown disabled	No load, FORCEOFF and FORCEO For DW package	DN at V _{CC}		0.3	1	mA
	(T _A = 25°C)	Powered off	No load, FORCEOFF at G	ND		1	10	
		Auto-powerdown enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded, All DIN are grounded			1	10	μA
DRIVER SE	ECTION							
V _{OH}	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to GN	D		5	5.4		V
V _{OL}	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to GN	D		-5	-5.4		V
Vo	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN3 = DOUT1 = DOUT2 = 2.5 mA	V_{CC} , 3-k Ω to GND at DOUT	-3,	±5			V
IIH	High-level input current	V _I = V _{CC}				±0.01	±1	μA
I _{IL}	Low-level input current	V _I at GND				±0.01	±1	μA
V _{hys}	Input hysteresis						±1	V
I _{OS}	Short-circuit output current ⁽³⁾	$V_{CC} = 3.6 V,$ $V_{CC} = 5.5 V,$	$V_{O} = 0 V$ $V_{O} = 0 V$				±60	mA
ro	Output resistance	V_{CC} , V+, and V– = 0 V,	$V_0 = \pm 2 V$		300	10M		Ω
r _O	Output leakage current	FORCEOFF = GND,	$V_0 = \pm 12 V$, $V_0 = \pm 12 V$,	V _{CC} = 0 to 5.5 V	500	10101	±25	μA
RECEIVER	SECTION			0.0 V				
V _{OH}	High-level output voltage	I _{OH} = -1 mA			V _{CC} – 0.6	V _{CC} – 0.1		V
V _{OL}	Low-level output voltage	I _{OH} = 1.6 mA				0.1	0.4	V
· OL		$V_{CC} = 3.3 V$				1.6	2.4	
V _{IT+}	Positive-going input threshold voltage	$V_{CC} = 5 V$				1.9	2.4	V
	Negative-going input threshold	$V_{CC} = 3.3 V$			0.6	1.1		
V _{IT-}	voltage	$V_{CC} = 5 V$			0.8	1.4		V
V _{hys}	Input hysteresis (VIT+ – VIT–)					0.5		V
l _{off}	Output leakage current (except ROUT2B)	FORCEOFF = 0 V				±0.05	±10	μA
r _i	Input resistance	V _I = ±3 V or ±25 V			3	5	7	kΩ
AUTO-POV	VERDOWN SECTION	I						
V _{IT+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}					2.7	V
V _{IT-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}			-2.7			V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}			-0.3		0.3	V
V _{OH}	INVALID high-level output voltage	I_{OH} = -1 mA, FORCEON = GI FORCEOFF = V _{CC}	ND,		V _{CC} - 0.6			V
V _{OL}	INVALID low-level output voltage	I_{OL} = 1.6 mA, FORCEON = G FORCEOFF = V _{CC}	ND,				0.4	V

(1)

(2)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Test conditions are C1–C4 = 0.1 µF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at V_{CC} = 5 V ± 0.5 V. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (3) output should be shorted at a time.



6.7 Switching Characteristics


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 9-1) (2)

	PARAMETER	TEST	MIN	TYP ⁽¹⁾	MAX	UNIT	
DRIVE	R SECTION					I	
	Maximum data rate	C _L = 1000 pF, One DOUT switching,	R _L = 3 kΩ See Figure 1	250	500		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	C _L = 150 pF to 2500 pF,	R_L = 3 k Ω to 7 k Ω , See Figure 2		100		ns
	Slew rate, transition region	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 pF	6		30	
SR(tr) (see Figure 1)		R_L = 3 kΩ to 7 kΩ, PRR = 250 kbit/s	C _L = 150 pF to 2500 pF	4		30	V/µs
RECEI	VER SECTION			•			
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 7-		150		ns	
t _{PHL}	Propagation delay time, high- to low-level output			150		ns	
t _{en}	Output enable time	C_L = 150 pF, R_L = 3 kΩ, Se	e Figure 7-3		200		ns
t _{dis}	Output disable time				200		ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 7-2			50		ns
AUTO	POWERDOWN SECTION	·					
t _{valid}	Propagation delay time, low- to high-level output	V _{CC} = 5 V			1		μs
t _{invalid}	Propagation delay time, high- to low-level output	V _{CC} = 5 V			30		μs
t _{en}	Supply enable time	V _{CC} = 5 V			100		μs

(1)

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V + 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device. (2) (3)


7 Parameter Measurement Information



A. C_L includes probe and jig capacitance.


B. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$, $t_f \le 10 \text{ ns}$.

Figure 7-1. Driver Slew Rate



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$, $t_f \le 10 \text{ ns}$.


Figure 7-2. Driver Pulse Skew



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 7-3. Receiver Propagation Delay Times







- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10 \text{ ns}$, $t_f \le 10 \text{ ns}$.
- $\label{eq:C.total} C. \quad t_{\mathsf{PLZ}} \text{ and } t_{\mathsf{PHZ}} \text{ are the same as } t_{\mathsf{dis}}.$
- $\label{eq:D_based} D. \quad t_{PZL} \text{ and } t_{PZH} \text{ are the same as } t_{en}.$

Figure 7-4. Receiver Enable And Disable Times







- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 7-5. INVALID Propagation Delay Times And Supply Enabling Time



8 Detailed Description

8.1 Overview


Flexible control options for power management are available when the serial port is inactive. The autopowerdown feature functions when FORCEON is low and $\overline{FORCEOFF}$ is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If $\overline{FORCEOFF}$ is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1 µA.

Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high, and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 7-5 for receiver input levels.

The TRS3243E is characterized for operation from 0°C to 70°C. The TRS3243EI is characterized for operation from -40°C to +85°C.

8.2 Functional Block Diagram





8.3 Device Functional Modes

Table 8-1 through Table 8-3 show the device functional modes.

		NPUTS ⁽¹⁾	able o-1. Each Drive	OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
X	Х	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
н	Н	Н	Х	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
н	L	Н	Yes	L	auto-powerdown enabled
x	L	Н	No	Z	Powered off by auto-powerdown feature

Table 8-1. Each Driver

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Table 8-2. Each Receiver

INPL	JTS ⁽¹⁾		OUTPUT	RECEIVER STATUS			
RIN	FORCEON	FORCEOFF	ROUT	RECEIVER STATUS			
X	Х	L	Z	Powered off			
L	Х	Н	Н				
Н	Х	Н	L	Normal operation with auto-powerdown disabled/enabled			
Open	Х	Н	Н				

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

Table 8-3. ROUT2B And Outputs INVALID

	INPU	OUTI	PUTS								
VALID RIN RS-232 LEVEL	PIN2		FORCEOFF	INVALID	ROUT2B	OUTPUT STATUS					
Yes	L	Х	Х	Н	L						
Yes	Н	Х	Х	Н	Н	Always active					
Yes	Yes Open		Х	Н	L	Aiways active					
No	Open	Х	Х	L	L						

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off




9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Typical Application



- A. C3 can be connected to V_{CC} or GND.
- B. Resistor values shown are nominal.

C. Nonpolarized ceramic capacitors are acceptable. If using polarized tantalum or electrolytic capacitors, connect them as shown.

Figure 9-1. Typical Operating Circuit and Capacitor Values

Table 9-1. V _{CC} vs Capacitor values									
V _{cc}	C1	C2, C3, and C4							
3.3 V ± 0.3 V	0.1 µF	0.1 µF							
5 V ± 0.5 V	0.047 µF	0.33 µF							
3 V to 5.5 V	0.1 µF	0.47 µF							

Table 9-1. V _{CC} vs Capacitor Value	Table	9-1.	Vcc vs	Capacitor	Values
---	-------	------	--------	-----------	--------



9.1.1 Detailed Design Procedure

9.1.1.1 ESD Protection

TI TRS3243E devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ±15-kV in all states: normal operation, shutdown, and powered down. The TRS3243E devices are designed to continue functioning properly after an ESD occurrence without any latchup.

The TRS3243E devices have three specified ESD limits on the driver outputs and receiver inputs, with respect to GND:

- ±15-kV Human-Body Model (HBM)
- ±15-kV IEC61000-4-2, Air-Gap Discharge (formerly IEC1000-4-2)
- ±8-kV IEC61000-4-2, Contact Discharge

9.1.1.2 ESD Test Conditions

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

9.1.1.3 Human-Body Model (HBM)

The HBM of ESD testing is shown in Figure 9-2, while Figure 9-3 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the DUT through a $1.5-k\Omega$ resistor.




Figure 9-2. HBM ESD Test Circuit





Figure 9-3. Typical HBM Current Waveform



9.1.1.4 IEC61000-4-2 (Formerly Known as IEC1000-4-2)

Unlike the HBM, MM, and CDM ESD tests that apply to component level integrated circuits, the IEC61000-4-2 is a system-level ESD testing and performance standard that pertains to the end equipment. The TRS3243E is designed to enable the manufacturer in meeting the highest level (Level 4) of IEC61000-4-2 ESD protection with no further need of external ESD protection circuitry. The more stringent IEC test standard has a higher peak current than the HBM, due to the lower series resistance in the IEC model.

Figure 9-4 shows the IEC61000-4-2 model, and Figure 9-5 shows the current waveform for the corresponding \pm 8-kV contact-discharge (Level 4) test. This waveform is applied to a probe that has been connected to the DUT. On the other hand, the corresponding \pm 15-kV (Level 4) air-gap discharge test involves approaching the DUT with an already energized probe.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-4. Simplified IEC61000-4-2 ESD Test Circuit




Figure 9-5. Typical Current Waveform Of IEC61000-4-2 ESD Generator



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

IBM[™] and PC/AT[™] are trademarks of International Business Machines Corporation. TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRS3243ECDB	LIFEBUY	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243EC	
TRS3243ECDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243EC	Samples
TRS3243ECDW	LIFEBUY	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243EC	
TRS3243ECDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3243EC	Samples
TRS3243ECPW	LIFEBUY	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS43EC	
TRS3243ECPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS43EC	Samples
TRS3243ECRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	RS43EC	Samples
TRS3243EIDB	LIFEBUY	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243EI	
TRS3243EIDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243EI	Samples
TRS3243EIDW	NRND	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243EI	
TRS3243EIDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3243EI	Samples
TRS3243EIPW	LIFEBUY	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS43EI	
TRS3243EIPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS43EI	Samples
TRS3243EIRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	RS43EI	Samples
TRS3243EIRHBRG4	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	RS43EI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



www.ti.com

PACKAGE OPTION ADDENDUM

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3243ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRS3243ECDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
TRS3243ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TRS3243ECRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TRS3243EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRS3243EIDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
TRS3243EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TRS3243EIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

22-Dec-2022



All ulmensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3243ECDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRS3243ECDWR	SOIC	DW	28	1000	350.0	350.0	66.0
TRS3243ECPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
TRS3243ECRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
TRS3243EIDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRS3243EIDWR	SOIC	DW	28	1000	350.0	350.0	66.0
TRS3243EIPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
TRS3243EIRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

22-Dec-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TRS3243ECDB	DB	SSOP	28	50	530	10.5	4000	4.1
TRS3243ECDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
TRS3243ECPW	PW	TSSOP	28	50	530	10.2	3600	3.5
TRS3243ECPW	PW	TSSOP	28	50	530	10.2	3600	3.5
TRS3243EIDB	DB	SSOP	28	50	530	10.5	4000	4.1
TRS3243EIDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
TRS3243EIPW	PW	TSSOP	28	50	530	10.2	3600	3.5
TRS3243EIPW	PW	TSSOP	28	50	530	10.2	3600	3.5

DB0028A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0028A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0028A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AE.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated